DATA BOOK



Z8 MICROCOMPUTER FAMILY

3rd EDITION \MAY 1986

The Z8 2K ROM single chip microcomputer produced by SGS using NMOS technology

Automatic electrical test of a VLSI device in the SGS Agrate facility

Application board using Z8671 tiny Basic microcomputer



Contents

	?age
SGS: an introduction	3
Overview	7
Cross Reference	. 9
Part Number Identification	9
Datasheets	13
NMOS Family — Z8601/L — Z8611/L — Z8621/L — Z8671 — Z8681/L — Z8682/L — Z8682/L — Z8684/L — Z86E11 — Z86E21	35 57 79 103 103 103 129 155
Reliability Informations	187
Development Products — General Purpose Fundation Module for MCU Emulation — Z8 Emulation and Development Package — Z8 Emulation and Development Package for IBM compatible Personal Computers .	199 203
Technical and Application Notes — Double Layer P-Vapox and SI ₃ N ₄ Glass Passivation — PMZ8: Z8681 in Single Board Computer Application — Single Board Computer Using Z8671 — Z8 in Electronic Private Automated Branch Exchange (EPABX 2 Ext./8 Int. Lines) — Using Z8 MCU in Keyboard Controller — Z8 MCU in Dynamic Keyboard — Comparison of Z8611, 8051 and MC6801 Microcomputer — A Programmer's Guide to the Z8 Microcomputer	213 215 219 227 237 241 251




Identity

Late in 1957, SGS was founded around a team of researchers who were already carrying out pioneer work in the field of semiconductors. From that small nucleus, the company has evolved into a Group of Companies, operating on a worldwide basis as a broad range semiconductor producer, with billings over 300 million dollars and employing over 9500 people.

The SGS Group of Companies has now reached a total of 11 subsidiaries, located in Brazil, France, Germany, Italy, Malta, Malaysia, Singapore, Sweden, Switzerland, United Kingdom and the USA.


To go with its logo, the company takes the motto "Technology and Service", underlining the accent given to the development of state-of-the-art technologies and the corporate commitment to offer customers the best quality and service in the industry.

SGS Locations - Europe



- * HEADQUARTERS
- **A FACTORIES**
- SALES OFFICES
- DESIGN CENTERS

SGS Locations - North America



- * HEADQUARTERS
- SALES OFFICES
- DESIGN CENTERS

SGS Locations - Asia/Pacific



- * HEADQUARTERS
- **▲ FACTORIES**
- **SALES OFFICES**
- DESIGN CENTERS

Overview

Z8* Family

The Z8 microcomputer family offers the most sophisticated processing capability available on a single chip. As an extension of earlier generations of microcomputers, the Z8 family provides standard on-chip functions, such as:

- 2K, 4K or 8K bytes of ROM
- 144 or 256 8-bit registers
- 32 lines of programmable I/O
- Clock oscillator

In addition, the Z8 Family offers advanced on-chip features, including:

- Two counter/timers
- Six vectored interrupts
- UART for serial I/O communication
- Stack functions
- Power-down option
- TTL compatibility

The Z8 microcomputer family is expandable off-chip to provide an additional 62K bytes of program memory and 62K bytes of data memory for the 2K-byte ROM version, an additional 60K bytes of program memory and 60K bytes of data memory for the 4K-byte ROM version and an additional 56K bytes of program memory and 56K bytes of data memory for the 8K-byte ROM version. The interface to external memory is accomplished through one, one and onehalf, or two of the 8-bit I/O ports, depending on the number of address bits required for the external functions. The Z-BUS* protocol allows easy interface to external functions including peripheral

The Z8 family challenges the "multi-chip solution" design currently implemented by general-purpose microprocessors. Designs based on Z8 family microcomputers offer a minimum chip-count configuration that can easily be expanded to meet requirements for enhancement options and for future

improvements.

Optimized Instruction Set. The instruction set of the Z8 family is optimized for high-code density and reduced execution time. This feature is supported by a "working register area" concept that uses short (4-bit) register addresses. The general-purpose registers can be used as accumulators, as address pointers for indirect addressing, as index registers, or for implementing an on-chip stack.

The 47 instruction types and six addressing modes—together with the ability to operate on bits, 4-bit BCD digits, 8-bit bytes, and 16-bit words—offer unique programming

capability and flexibility.

Growing Family. The Z8 microcomputer family is growing to meet the needs of more complex designs. The 8K ROM version, Z8621 completed developed by SGS, offers all the features of the Z8 Family, plus 8K bytes of on-chip ROM and 256-byte register file. The increased ROM and bytes register file allows the designer to take advantage of the code optimization inherent in the Z8 instruction set when using between 2K and 8K bytes at program memory.

The ROMless microcomputers provide an alternative for designers seeking to take advantage of the on-chip features of the Z8681, Z8682 and Z8684 in applications that require external program memory. A Z8681 microcomputer can be used to control a system that addresses up to 128K bytes of on-chip memory, a Z8682 up to 124K bytes and

Z8684 up to 120K bytes.

Newly in the Z8 family the 4K and 8K bytes on-chip Eprom Z86E11 and Z86E21, that perform different programming modes, like: Eprom-like, using standard eprom programmer; Self-programming, during normal microcomputer operation and time-efficient self-program facility; and integrated programmable Eprom read-out protection.

For there characteristics the Z86E11 and Z86E21 can be considered as low cost development tools for the Z8 microcomputer

family.

Low Power version 80mA current consumption, on all the family will be available.

Expanded Applications. The Z8 microcomputer family is finding its way into increasingly sophisticated designs. In addition to the low-end capability applications commonly used with microcomputers, the Z8 family can be used effectively in such applications as:

- Computer peripheral controllers
- Smart terminals
- Dumb terminals
- Telephone switching systems

- Arcade games and intelligent home games
- Process control
- Intelligent instrumentation
- Automotive mechanisms

An example of how a Z8 might be used in the design of an intelligent terminal is shown in Figure 1. The features of such a terminal depend on its specific requirements, but it is clear that the Z8 microcomputers offer unprecedented capability and flexibility to the microcomputer designer.




Figure 1. Z8 Based Intelligent Terminal

Z8 Cross Reference

			su	FFIX DE	SCRIP1	ION					
	BASE PART	SPEED SUFFIX (MHz) 8.0 12.0			PACKAGE SUFFIX				TEMP. SUFFI		
	NUMBER			PL						-40/+85°C	
SGS ZILOG	Z86XX Z86XX	*	A A	В Р	F	D	C V	K	l S	6 E	


				Γ	EVICE TYP	Е			
	2K ROM	4K ROM	8K ROM	TINY BASIC	ROMLESS	4K EPROM	8K EPROM	2K PIGGY- BACK	4K PIGGY BACK
SGS	Z8601	Z8611	Z8621	Z8671	Z8681/2/4	Z86E11	Z86E21	_	_
ZILOG	Z8601	Z8611	. —	Z8671	Z8681/2/4	.—	_	Z8603RS	Z8613RS

Notes: * Standard Version no suffix required

na: Not Available

SGS Part Number Identification

		example:	Z8621	A	XX	В	1
Circuit Desig	nator						
Speed							
No letter A	8.0 MHz 12.0						
ROM Content	t where requests						
Package							
	ded Chip Carrier eadless Chip Carrier						
Temperature	Range						
1 0 to + 6 - 40 to +							



Datasheets



Z8 2K ROM Microcomputer

- Complete microcomputer, 2K bytes of ROM, 128 bytes of RAM, 32 I/O lines, and up to 62K bytes addressable external space each for program and data memory.
- 144-byte register file, including 124 general-purpose registers, four I/O port registers, and 16 status and control registers.
- Minimum instruction execution time 1 μs, at 12 MHz.
- Vectored, priority interrupts for I/O, counter/timers, and UART.
- Full-duplex UART and two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler.

- Register Pointer so that short, fast instructions can access any of nine working register groups in 1 μs.
- On-chip oscillator that accepts crystal or external clock drive.
- Low-power standby option which retains contents of general-purpose registers.
- Single +5 V power supply—all pins TTLcompatible.
- Low Power version (Z8601L):
 - Available 8 MHz
 - Current consumption 80 mA
- Available in 8 and 12 MHz versions.

General Description

The Z8601 microcomputer introduces a new level of sophistication to single-chip architecture. Compared to earlier single-chip microcomputers, the Z8601 offers faster execution; more efficient use of memory; more sophisticated interrupt, input/output and bit-manipulation capabilities; and easier system expansion.

Under program control, the Z8601 can be

tailored to the needs of its user. It can be configured as a stand-alone microcomputer with 2K bytes of internal ROM, a traditional microprocessor that manages up to 124K bytes of external memory, or a parallel-processing element in a system with other processors and peripheral controllers linked by the Z-BUS. In all configurations, a large number of pins remain available for I/O.




Figure 1. Logic Functions

General Description (Continued)





Figure 2. Pin Configuration



N.C.=NO CONNECTION

Figure 2a. Chip Carrier Pin Configuration

Architecture

Z8601 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z8601 fulfills this with 32 pins dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/data bus for interfacing external memory.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the Z8601 can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer

to a microprocessor that can address 124K bytes of external memory.

Three basic address spaces are available to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The 144-byte random-access register file is composed of 124 general-purpose registers, four I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.

Architecture (Continued)




Figure 3. Block Diagram

Pin Description

 $\overline{\text{AS}}$. Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of $\overline{\text{AS}}$. Under program control, $\overline{\text{AS}}$ can be placed in the high-impedance state along with Ports 0 and 1, Data Strobe and Read/Write.

DS. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

P0₀-P₇. I/O Port Lines (input/output, TTL compatible). 8 lines Nibble Programmable that can be configured under program control for I/O or external memory interface.

Pl₀-Pl₇. I/O Port Lines (input/output, TTL compatible). 8 lines Byte Programmable that can be configured under program control for I/O or multiplexed address (A_0-A_7) and data (D_0-D_7) lines used to interface with program/data memory.

P2₀-P2₇. I/O Port Lines (input/output, TTL compatible). 8 lines Bit Programmable. In addition they can be configured to provide open-drain outputs.

P3₀-P3₄. Input Port Lines (TTL compatible). They can also configured as control lines.

P3₅-P3₇. Output Port Lines (TTL compatible). They can also configured as control lines.

\$\$\$ Z8601/L

Pin Descriptions (Continued)

RESET. Reset (input, active Low). RESET initializes the Z8601. When RESET is deactivated, program execution begins from internal program location 000C_H.

 $\mathbf{R}/\overline{\mathbf{W}}$. Read/Write (output). R/ $\overline{\mathbf{W}}$ is Low when the Z8601 is writing to external program or data memory.

XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel-resonant crystal (8 or 12 MHz maximum) or an external single-phase clock (8 or 12 MHz maximum) to the on-chip clock oscillator and buffer.

Address Spaces

Program Memory. The 16-bit program counter addresses 64K bytes of program memory space. Program memory can be located in two areas: one internal and the other external (Figure 4). The first 2048 bytes consist of on-chip mask-programmed ROM. At addresses 2048 and greater, the Z8601 executes external program memory fetches.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts.

Data Memory. The Z8601 can address 62K bytes of external data memory beginning at locations 2048 (Figure 5). External data memory may be included with or separated from the external program memory space. $\overline{\rm DM}$, an optional I/O function that can be programmed to appear on pin P34, is used to distinguish between data and program memory space.

Register File. The 144-byte register file includes four I/O port registers (R0-R3), 124

general-purpose registers (R4-R127) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 6.

Z8601 instructions can access registers directly or indirectly with an 8-bit address field. The Z8601 also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (Figure 7). The Register Pointer addresses the starting location of the active working-register group.

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between locations 2048 and 65535. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).



Address Spaces (Continued)




Figure 4. Program Memory Map




Figure 6. The Register File




Figure 5. Data Memory Map




Figure 7. The Register Pointer


Serial Input/Output

Port 3 lines P3₀ and P3₇ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/ transmitter operation. The bit rate is controlled by Counter/Timer 0, with a maximum rate of 62.5K bits/second for 8 MHz and 94.8K bits/second for 12 MHz.

The Z8601 automatically adds a start bit and two stop bits to transmitted data (Figure 8). Odd parity is also available as an option.

Eight data bits are always transmitted, regardless of parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request (IRQ₄) is generated on all transmitted characters.

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ₃ interrupt request.






Figure 8. Serial Data Formata

Counter/Timers

The Z8601 contains two 8-bit programmable counter/timers (T_0 and T_1), each driven by its own 6-bit programmble prescaler. The T_1 prescaler can be driven by internal or external clock sources; however, the T_0 prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request—IRQ₄ (T₀) or IRQ₅ (T₁)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode) or to automatically reload

the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T_1 is user-definable and can be the internal microprocessor clock (4 MHz maximum for the 8 MHz device and 6 MHz maximum for the 12 MHz device) divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock (1 MHz maximum), a trigger input that can be retriggerable or nonretriggerable, or as a gate input for the internal clock. The counter/timers can be porogrammably cascaded by connecting the T_0 output to the input of T_1 . Port 3 line P36 also serves as a timer output (Tour) through which T_0 , T_1 or the internal clock can be output.



I/O Ports

The Z8601 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 1 can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port 1 may be placed under handshake control. In this configuration, Port 3 lines P3₃ and P3₄ are used as the handshake contols RDY₁ and $\overline{\rm DAV}_1$ (Ready and Data Available).

Memory locations greater than 2048 are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port 1 can be placed in the high-impedance state along with Port 0, $\overline{\rm AS}$, $\overline{\rm DS}$ and $R/\overline{\rm W}$, allowing the Z8601 to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning P3₃ as a Bus Acknowledge input and P3₄ as a Bus Request output.




Figure 9a. Port 1

Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port,

Port 0 may be placed under handshake control. In this configuration, Port 3 lines $P3_2$ and $P3_5$ are used as the handshake controls \overline{DAV}_0 and RDY_0 . Handshake signal assignment is dictated by the I/O direction of the upper nibble $P0_4$ - $P0_7$.

For external memory references, Port 0 can provide address bits $A_8\text{-}A_{11}$ (lower nibble) or $A_8\text{-}A_{15}$ (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing. When Port 0 nibbles are defined as address bits, they can be set to the high-impedance state along with Port 1 and the control signals \overline{AS} , \overline{DS} and R/\overline{W} .




Figure 9b. Port 0

Port 2 bits can be programmed independently as input or output. The port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines P3₁ and P3₆ are




Figure 9c. Port 2

I/O Ports (Continued)

used as the handshake controls lines \overline{DAV}_2 and RDY_2 . The handshake signal assignment for Port 3 lines $P3_1$ and $P3_6$ is dictated by the direction (input or output) assigned to bit 7 of Port 2.

Port 3 lines can be configured as I/O or control lines. In either case, the direction of the eight lines is fixed as four input (P3₀-P3₃) and four output (P3₄-P3₇). For serial I/O, lines P3₀ and P3₇ are programmed as serial in and serial out respectively.

Port 3 can also provide the following control functions: handshake for Ports 0, 1 and $2 (\overline{DAV})$ and RDY); four external

interrupt request signals (IRQ $_0$ -IRQ $_3$); timer input and output signals (T $_{IN}$ and T $_{OUT}$) and Data Memory Select (\overline{DM}).




Figure 9d. Port 3

Interrupts

The Z8601 allows six different interrupts from eight sources: the four Port 3 lines P30-P33, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z8601 interrupts are vectored. When an interrupt request is granted, and interrupt machine cycle is entered. This disables all subsequent interrupts, saves the Program Counter and status flags, and branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

Clock

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended

capacitors ($C_1 \le 15~\mathrm{pF}$) from each pin to ground. The specifications for the crystal are as follows:

- AT cut, parallel resonant
- Fundamental types, 8/12 MHz maximum
- Series resistance, $R_s \leq 100 \Omega$.

Power Down Standby Option

The low-power standby mode allows power to be removed without losing the contents of the 124 general-purpose registers. This mode is available to the user as a bonding option whereby pin 2 (normally XTAL2) is replaced by the V_{MM} (standby) power supply input. This necessitates the use of an external clock generator (input = XTAL1) rather than a crystal source.

The removal of power, whether intended or due to power failure, must be preceded by a software routine that stores the appropriate status into the register file. Figure 10 shows the recommended circuit for a battery back-up supply system.




Figure 10. Recommended Driver Circuit for Power Down Operation

Instruction Set Notation

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

IRR	Indirect register pair or indirect working-
	register pair address

Symbols. The following symbols are used in

Symbols. The following symbols are used in describing the instruction set.

dst Destination location or contents

Assignment of a value is indicated by the symbol "←". For example,

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr(n)" is used to refer to bit "n" of a given location. For example,

refers to bit 7 of the destination operand.

Flags. Control Register R252 contains the following six flags:

Z	Zero flag	С	Z	S	V	D	Н	F2	
S	Sign flag								
v	Overflow flag		FI)				
D	Decimal-adjust flag		F2		{-t	ıser	fla	.gs	
Н	Half-carry flag		1 4)				

Affected flags are indicated by:

0 Cleared to zero

Carry flag

- Set to one
- * Set or cleared according to operation
- UnaffectedUndefined




Condition Codes

Value	Mneomonic	Meaning	Flags Set
1000		Always true	
0111	С	Carry	C = 1
1111	NC	No carry	C = 0
0110	Z	Zero	Z = 1
1110	NZ	Not zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not equal	Z = 0
1001	GE	Greater than or equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater thaN	[Z OR (S XOR V)] = 0
0010	LE	Less than or equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned greater than or equal	C = 0
0111	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1
0000		Never true	

Instruction Formats



One-Byte Instructions



Two-Byte Instructions

Three-Byte Instructions

Figure 12. Instruction Formats

Instruction Summary

Instruction	Addr Mode	Opcode	Flags Affected					
and Operation	dst src	Byte (Hex)	С	z	S	V	D	H
ADC dst,src dst dst + src + C	(Note 1)	10	*	*	*	*	0	*
ADD dst,src dst ← dst + src	(Note 1)	0□	*	*	*	*	0	*
AND dst,src dst ← dst AND src	(Note 1)	5□	_	*	*	0	-	-
CALL dst SP - SP - 2 @SP - PC; PC - d	DA IRR st	D6 D4	-	-		_	-	-
CCF C - NOT C		EF	*	-		_	-	-
CLR dst dst - 0	R IR	B0 B1	_	_	-	_		_
COM dst dst ← NOT dst	R IR	60 61	_	*	*	0	-	_
CP dst,src dst - src	(Note 1)	A□	*	*	*	*	_	_
DA dst dst ← DA dst	R IR	40 41	*	*	*	Х	_	_
DEC dst dst dst - 1	R IR	00 01	_	*	*	*		_
DECW dst dst - dst - 1	RR IR	80 81	_	*	*	*	-	-
DI IMR (7) + 0		8F	_	_	_	_	_	_
DJNZ r,dst $r \leftarrow r - 1$ if $r \neq 0$ PC \leftarrow PC + dst Range: +127, -128	RA	rA r=0-F	_		_	_	_	_
EI IMR (7) 1		9F	-		-	-	-	-
INC dst dst dst + 1	r R IR	rE r=0-F 20 21	-	*	*	*	-	-
INCW dst dst dst + 1	RR IR	A0 A1	_	*	*	*	_	-
IRET FLAGS - @SP; SP PC - @SP; SP - S	← SP + 1 P + 2; IMR (BF 7) — 1	*	*	*	*	*	*
IP cc,dst if cc is true PC ← dst	DA IRR	cD c=0-F 30	_	-	-	_	_	-
JR cc,dst if cc is true, PC - PC + dst Range: +127,-128	RA	cB c=0-F	-	-	-	_	-	-

Instruction	Addr	Mode	Opcode	Flags Affected
and Operation	dst	STC	Byte (Hex)	CZSVDH
LD dst,src dst - src	r r R	Im R r	rC r8 r9	
	r X r Ir	X r Ir r	r = 0-F C7 D7 E3 F3	
	R R R IR IR	R IR Im Im R	E4 E5 E6 E7 F5	
LDC dst,src dst ← src	r Irr	Irr r	C2 D2	
LDCI dst,src dst src r r + 1; rr rr +	Ir Irr Ir	Irr Ir	C3 D3	
LDE dst,src dst - src	r Irr	Irr r	82 92	
LDEI dst,src dst ← src r ← r + 1; rr ← rr +	Ir Irr - 1	Irr Ir	83 93	
NOP	******		FF	
OR dst,src dst — dst OR src	(No	te 1)	4□	- * * 0
POP dst dst ← @ SP SP ← SP + 1	R IR		50 51	
PUSH src SP - SP - 1; @ SP •	- src	R IR	70 71	
RCF C - 0			CF	0
RET PC - @SP; SP - S	SP + 2		AF	
RL dst	J R IR		90 91	* * * *
RLC dst	J R IR		10 11	* * * *
RR dst	□ R IR		E0 E1	* * * *
RRC dst	□ R IR		C0 C1	* * * *
SBC dst,src dst - dst - src - C	(No	te l)	3□	* * * * 1
SCF C - 1			DF	1
SRA dst	□ R IR		D0 D1	* * * 0

Instruction Summary (Continued)

Instruction	Addr I	Addr Mode Opcode F			Flags Affected						
and Operation	dst	SIC	Byte (Hex)	С	Z	s	V	D	H		
SRP src RP - src		Im	31	-	_	_	_	_	_		
SUB dst,src dst - dst - src	(Note	1)	2□	*	*	*	*	1	*		
SWAP dst	⊸ R ∍ IB		F0 F1	Х	*	*	Х	-	-		

Instruction	Addr	Mode	Opcode	Fl	αg	s I	lffe	ecte	əd
and Operation	dst	src	Byte (Hex)	С	Z	S	V	D	H
TCM dst,src (NOT dst) AND src	(No	te l)	6□	-	*	*	0	_	-
TM dst, src dst AND src	(Not	te l)	7□	-	*	*	0	-	-
XOR dst,src dst - dst XOR src	(Not	te l)	В□	_	*	*	0	-	_

Note 1

These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a \square in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

left of the applicable addressing mode pair.


For example, to determine the opcode of an ADC instruction use the addressing modes r (destination) and Ir (source). The result is 13.

Addr	Mode	Lower
dst	src	Opcode Nibble
r	r	2
r	Ir	3
R	R	4
R	IR	5
R	IM	6
IR	IM	7
	dst r r R R	r r r Ir R R R IR R IM

Registers

R240 SIO Serial I/O Register


(FO_H; Read/Write)



R241 TMR


Timer Mode Register

(Fl_H; Read/Write)



R242 T1 Counter Timer 1 Register

(F2_H; Read/Write)



R244 T0

Counter/Timer 0 Register


(F4H; Read/Write)



R245 PRE0

Prescaler 0 Register

(F5H; Write Only)




R246 P2M Port 2 Mode Register

(F6_H; Write Only)

R243 PRE1

Prescaler 1 Register

(F3H; Write Only)



R247 P3M

Port 3 Mode Register

(F7H; Write Only)





Figure 12. Control Registers

Registers (Continued)


R248 P01M Port 0 and 1 Mode Register

(F8_H; Write Only)



R252 FLAGS Flag Register


(FC_H; Read/Write)



R249 IPR


Interrupt Priority Register

(F9H; Write Only)



R253 RP Register Pointer


(FD_H; Read/Write)



R250 IRQ

Interrupt Request Register


(FAH; Read/Write)



R254 SPH

Stack Pointer


(FE_H; Read/Write)



R251 IMR

Interrupt Mask Register

(FB_H; Read/Write)



R255 SPL Stack Pointer

(FF_H; Read/Write)





Figure 12. Control Registers (Continued)

	0	1	2	3	4	5	6	7	8	9	Ā	В	С	D	E
0	6,5 DEC R ₁	6,5 DEC IR ₁	6,5 ADD 11,12	6,5 ADD r ₁ , Ir ₂	10,5 ADD R ₂ , R ₁	10,5 ADD IR ₂ , R ₁	10,5 ADD R ₁ , IM	10,5 ADD IR1, IM	6,5 LD r1, R2	6,5 LD r ₂ , R ₁	12/10,5 DJNZ r1, RA	12/10,0 JR cc, RA	6,5 LD r1, IM	12/10,0 JP cc, DA	6,5 INC 11
ı	6,5 RLC R ₁	6,5 RLC IR ₁	6,5 ADC r1, r2	6,5 ADC r1, lr2	10,5 ADC R ₂ , R ₁	10, 5 ADC IR ₂ , R ₁	ADC R ₁ , IM	10,5 ADC IR ₁ ,IM							
2	6,5 INC R ₁	6,5 INC IR ₁	6,5 SUB 11,12	6, 5 SUB r ₁ , Ir ₂	10, 5 SUB R ₂ , R ₁	10, 5 SUB IR ₂ , R ₁	10,5 SUB R ₁ , IM	10, 5 SUB IR ₁ , IM							
3	8,0 JP IRR1	6, 1 SRP IM	6,5 SBC r1, r2	6, 5 SBC r ₁ , Ir ₂	10,5 SBC R ₂ , R ₁	10, 5 SBC IR ₂ , R ₁	10, 5 SBC R ₁ , IM	10,5 SBC IR ₁ , IM							
4	8,5 DA R ₁	8,5 DA IR ₁	6,5 OR r1, r2	6, 5 OR r1, Ir2	10,5 OR R ₂ , R ₁	10, 5 OR IR ₂ , R ₁	10,5 OR R ₁ ,IM	10,5 OR IR ₁ , IM							
5	10,5 POP R ₁	10,5 POP IR ₁	6,5 AND 11,12	6, 5 AND r1, Ir2	10,5 AND R ₂ , R ₁	10,5 AND IR ₂ , R ₁	10,5 AND R ₁ ,IM	10,5 AND IR1,IM							
6	6,5 COM R ₁	6,5 COM IR ₁	6, 5 TCM 11, 12	6, 5 TCM r1, Ir2	10,5 TCM R ₂ , R ₁	10,5 TCM IR ₂ , R ₁	10,5 TCM R ₁ ,IM	10,5 TCM IR1,IM							
7	10/12, 1 PUSH R ₂	12/14, 1 PUSH IR ₂	6, 5 TM r1, r2	6, 5 TM r1, Ir2	10,5 TM R ₂ ,R ₁	10,5 TM IR ₂ ,R ₁	10, 5 TM R ₁ , IM	10,5 TM IR ₁ , IM							
8	10,5 DECW RR1	10,5 DECW IR1	12,0 LDE r1,Irr2	18,0 LDEI Ir1, Irr2	112,111	21.2,11	111, 111	181,184							
9	6,5 RL R1	6,5 RL IR1	12,0 LDE r2,Irr1	18,0 LDEI Ir2, Irr1											
A	10,'5 INCW RR1	10,5 INCW IR ₁	6,5 CP r1, r2	6,5 CP r1,Ir2	10, 5 CP R ₂ , R ₁	10, 5 CP IR ₂ , R ₁	10,5 CP R ₁ ,IM	10,5 CP IR1,IM							
В	6,5 CLR R ₁	6,5 CLR IR ₁	6,5 XOR r1, r2	6,5 XOR r1, Ir2	10, 5 XOR R ₂ , R ₁	10,5 XOR IR ₂ , R ₁	10,5 XOR R ₁ , IM	10,5 XOR IR1,IM							
С	6,5 RRC R ₁	6,5 RRC IR1	12,0 LDC r1, Irr2	18,0 LDCI Ir1,Irr2				10,5 LD r1, x, R2							
D	6,5 SRA Ř ₁	6,5 SRA IR ₁	12,0 LDC r2, Irr1	18,0 LDCI Ir2, Irr1	20,0 CALL*		20,0 CALL DA	10,5 LD r2, x, R1							
E	6, 5 RR R ₁	6,5 RR IR1		6, 5 LD r1, lr2	10,5 LD R ₂ , R ₁	10, 5 LD IR ₂ , R ₁	10,5 LD R ₁ , IM	10,5 LD IR ₁ ,IM							
F	8,5 SWAP	8,5 SWAP		6, 5 LD Ir1, r2		10,5 LD R ₂ , IR ₁									



Legend:

R = 8-Bit Address r = 4-Bit Address R₁ or r₁ = Dst Address R₂ or r₂ = Src Address

Sequence:

Opcode, First Operand, Second Operand

Note: The blank areas are not defined.

Absolute Maximum Ratings

Voltages on all pins with respect to GND-0.3 V to +7.0 V Operating Ambient Temperature 0° C to $+70^{\circ}$ C Storage Temperature -65° C to $+150^{\circ}$ C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Standard Test Conditions


The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the reference pin. Standard conditions are as follows:

$$\Box +4.75 \text{ V} \leq \text{V}_{CC} \leq +5.25 \text{ V}$$

☐ GND=0 V

$$\square$$
 0°C \leq T_A \leq +70°C








Figure 13. Test Load 1

Figure 14. Test Load 2

Figure 15. External Clock Interface Circuit (Both the clock and complement are required)

DC Characteristics

Symbol	Parameter	Min	Max	Unit	Condition
$\overline{v_{\mathrm{CH}}}$	Clock Input High Voltage	3.8	$v_{\rm CC}$	V	Driven by External Clock Generator
$V_{\rm CL}$	Clock Input Low Voltage	-0.3	0.8	V	Driven by External Clock Generator
v_{IH}	Input High Voltage	2.0	$v_{\rm CC}$	V	
$V_{\rm IL}$	Input Low Voltage	-0.3	0.8	V	
V_{RH}	Reset Input High Voltage	3.8	$v_{\rm CC}$	V	
$V_{\rm RL}$	Reset Input Low Voltage	-0.3	0.8	V	
V_{OH}	Output High Voltage	2.4		V	$I_{OH} = -250 \mu\text{A}$
v_{OL}	Output Low Voltage		0.4	V	$I_{OL} = +2.0 \text{ mA}$
I_{IL}	Input Leakage	-10	10	μ A	$0 \text{ V} \leq \text{ V}_{\text{IN}} \leq +5.25 \text{ V}$
I_{OL}	Output Leakage	-10	10	μ A	$0 \text{ V} \leq \text{ V}_{\text{IN}} \leq +5.25 \text{ V}$
I_{IR}	Reset Input Current		- 50	μA	$V_{CC} = +5.25 \text{ V}, V_{RL} = 0 \text{ V}$
I_{CC}	V _{CC} Supply Current		120 80*	mA	
I_{MM}	V _{MM} Supply Current		10	mA	Power Down Mode
v_{MM}	Backup Supply Voltage	3	$v_{\rm cc}$	٧	Power Down

^{*} This value is for Z8601 only.

External I/O or Memory Read and Write Timing

		,	Z86	01/L	Z86	01A	
No	Symbol	Paramter	Min	Max	Min	Мах	Notes*†
1	TdA(AS)	Address Valid to AS ↑ Delay	50		35		1,2,3
2	TdAS(A)	AS ↑ to Address Float Dealy	70		45		1,2,3
3	TdAS(DR)	AS ↑ to Read Data Required Valid		360		220	1,2,3,4
4	TwAS	AS Low Width	80		55		1,2,3
5	TdAz(DS)	Address Float to DS ↓	. 0		0		1
6	—TwDSR——	DS (Read) Low Width	250		—185——		-1,2,3,4
7	TwDSW	DS (Write) Low Width	160		110		1,2,3,4
8	TdDSR(DR)	DS ↓ to Read Data Required Valid		200		130	1,2,3,4
9	ThDR(DS)	Read Data to DS ↑ Hold Time	0		0		1
10	TdDS(A)	DS ↑ to Address Active Delay	70		45		1,2,3
11	TdDS(AS)	DS ↑ to AS ↓ Delay	70		55		1,2,3
12-	-TdR/W(AS)-	—R/W Valid to AS↑ Delay ————	50		30		- 1,2,3
13	TdDS(R/W)	DS ↑ to R/W Not Valid	60		35		1,2,3
14	TdDW(DSW)	Write Data Valid to DS (Write) ↓ Delay	50		35		1,2,3
15	TdDS(DW)	DS ↑ to Write Data Not Valid Delay	70		45		1,2,3
16	TdA(DR)	Address Valid to Read Data Required Valid	d	410		255	1,2,3,4
17	TdAS(DS)	ĀS↑ to DS↓ Delay	80		55		1,2,3

NOTES:

- 1. Test Load 1
- 2. Timing numbers given are for minimum TpC.
- 3. Also see clock cycle time dependent characteristics table.
- 4. When using extended memory timing add 2 TpC.
- 5. All timing reference use 2.0 V for a logic «1» and 0.8 V for a logic «0».
- * All units in nanoseconds (ns).
- † Timings are preliminary and subject to change.




Figure 16. External I/O or Memory Read/Write

Additional Timing Table

			Z860	1/L	Z8601A			
No	Symbol	Paramter	Min	Max	Min	Max	Notes*†	
1	TpC	Input Clock Period	125	1000	83	1000	1 :	
2	TrC, TfC	Clock Input Rise And Fall Times		25		15	1	
3	TwC	Input Clock Width	37		26		1	
4	TwTinL	Timer Input Low Width	100		70		2	
5—	—TwTinH——	—Timer Input High Width———	3TpC		3TpC		2	
6	TpTin	Timer Input Period	8TpC.		8TpC		2	
7	TrTin, TfTin	Timer Input Rise And Fall Times		100		100	2	
8a	TwIL	Interrupt Request Input Low Time	100		70		2,3	
8b	TwIL	Interrupt Request Input Low Time	3TpC		3TpC		2,4	
9	TwIH	Interrupt Request Input High Time	3TpC		3TpC		2,3	

NOTES:

- 1. Clock timing references uses 3.8 V for a logic "l" and 0.8 V for a logic "0".
- 2. Timing reference uses 2.0 V for a logic "l" and 0.8 V for a logic "0".
- 3. Interrupt request via Port 3 (P3₁-P3₃).
- 4. Interrupt request via Port 3 (P3₀).
- * Units in nanoseconds (ns).
- † Timings are preliminary and subject to change.




Figure 17. Additional Timing

Handshake Timing

			Z86	Z8601A			
No	Symbol	Paramter	Min	Max	Min	Мах	Notes*†
1	TsDI(DAV)	Data In Setup Time	0		0	_	
2	ThDI(DAV)	Data In Hold Time	230		160		
3	TwDAV	Data Available Width	175		120		
4	TdDAVIf(RDY)	DAV ↓ Input to RDY ↓ Delay		175		120	1,2
5—	-TdDAVOf(RDY)-	— DAV ↓ Output to RDY ↓ Delay———	0		0		1,3
6	TdDAVIr(RDY)	DAV ↑ Input to RDY ↑ Delay		175		120	1,2
7	TdDAV0r(RDY)	DAV ↑ Output to RDY ↑ Delay	0		0		1,3
8	TdDO(DAV)	Data Out to DAV ↓ Delay	50		30		l
9	TdRDY(DAV)	Rdy ↓ Input to DAV ↑ Delay	0	200	0	140	1

NOTES:

- 1. Test Load 1
- 2. Input handshake
 3. Output handshake
- 4. All timing regerences use 2.0 V for a logic "1" and 0.8 V for a logic "0".
- Units in nanoseconds (ns).
- † Timings are preliminary and subject to change.




Figure 18. Input Handshake




Figure 19. Output Handshake



Clock-Cycle-Time-Dependent Characteristics

		Z8601/L	Z8601A
Number	Symbol	Equation	Equation
1	TdA(AS)	TpC-75	TpC-50
2	TdAS(A)	TpC-55	TpC-40
3	TdAS(DR)	4TpC-140*	4TpC-110*
4	TwAS	TpC-45	TpC-30
6 ———	TwDSR	3TpC-125*	3TpC-65*
7	TwDSW	2TpC-90*	2TpC-55*
8	TdDSR(DR)	3TpC-175*	3TpC-120*
. 10	Td(DS)A	TpC-55	TpC-40
11	TdDS(AS)	TpC-55	TpC-30
12	TdR/W(AS)	TpC-75	TpC-55
13	TdDS(R/W)	TpC-65	TpC-50
14	TdDW(DSW)	TpC-75	TpC-50
15	TdDS(DW)	TpC-55	TpC-40
16	TdA(DR)	5TpC-215*	5TpC-160*
17	TdAS(DS)	TpC-45	TpC-30

^{*} Add 2TpC when using extended memory timing

Ordering Information

Туре	Package	Temp.	Clock	Description
Z8601 B1	Plastic	0/+70°C \		2K ROM Microcomputer
Z8601 B6	Plastic	−40/+85°C		
Z8601 D1	Ceramic	0/+70°C		
Z8601 D6	Ceramic	−40/+85°C	8 MHz	
Z8601 C1	Plastic Chip Carrier	0/+70°C	O MILIZ	
Z8601 C6	Plastic Chip Carrier	-40/+85°C		
Z8601 K1	Ceramic Chip Carrier	0/+70°C		
Z8601 K6	Ceramic Chip Carrier	−40/+85°C		
Z8601A B1	Plastic	0/+70°C		
Z8601A B6	Plastic	-40/+85°C		
Z8601A D1	Ceramic	0/+70°C		
Z8601A D6	Ceramic	-40/+85°C	10 MII	
Z8601A C1	Plastic Chip Carrier	0/+70°C	12 MHz	
Z8601A C6	Plastic Chip Carrier	-40/+85°C		
Z8601A K1	Ceramic Chip Carrier	0/+70°C		
Z8601A K6	Ceramic Chip Carrier	-40/+85°C		
Z8601L B1	Plastic	0/+70°C		2K ROM Microcomputer
Z8601L B6	Plastic ·	-40/+85°C		Low Power version
Z8601L D1	Ceramic	0/+70°C		
Z8601L D6	Ceramic	-40/+85°C	0.1411	
Z8601L C1	Plastic Chip Carrier	0/+70°C	8 MHz	
Z8601L C6	Plastic Chip Carrier	-40/+85°C		
Z8601L K1	Ceramic Chip Carrier	0/+70°C		
Z8601L K6	Ceramic Chip Carrier	-40/+85°C		



Z8 4K ROM Microcomputer

- Complete microcomputer, 4K bytes of ROM, 128 bytes of RAM, 32 I/O lines, and up to 60K bytes addressable external space each for program and data memory.
- 144-byte register file, including 124 general-purpose registers, four I/O port registers, and 16 status and control registers.
- Minimum instruction execution time 1 μs at 12 MHz.
- Vectored, priority interrupts for I/O, counter/timers, and UART.
- Full-duplex UART and two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler.

- Register Pointer so that short, fast instructions can access any of nine working register groups in 1 μs.
- On-chip oscillator which accepts crystal or external clock drive.
- Low-power standby option that retains contents of general-purpose registers.
- Single +5 V power supply—all pins TTL-compatible.
- Low Power version (Z8611L):
 - Available 8 MHz
 - Current consumption 80 mA
- Available in 8 and 12 MHz versions.

General Description

The Z8611 microcomputer introduces a new level of sophistication to single-chip architecture. Compared to earlier single-chip microcomputers, the Z8611 offers faster execution; more efficient use of memory; more sophisticated interrupt, input/output and bit-manipulation capabilities; and easier system expansion.

Under program control, the Z8611 can be

tailored to the needs of its user. It can be configured as a stand-alone microcomputer with 4K bytes of internal ROM, a traditional microprocessor that manages up to 120K bytes of external memory, or a parallel-processing element in a system with other processors and peripheral controllers linked by the Z-BUS. In all configurations, a large number of pins remain available for I/O.




Figure 1. Logic Functions

General Description (Continued)





Figure 2. Pin Configuration



N.C. . NO CONNECTION

Figure 2a. Chip Carrier Pin Configuration

Architecture

Z8611 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z8611 fulfills this with 32 pins dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/data bus for interfacing external memory.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the Z8611 can assume many different memory and I/O configurations. These configurations

range from a self-contained microcomputer to a microprocessor that can address 120K bytes of external memory (Figure 3).

Three basic address spaces are available to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The 144-byte random-access register file is composed of 124 general-purpose registers, four I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.

Architecture (Continued)




Figure 3. Functional Block Diagram

Pin Description

AS. Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of \overline{AS} . Under program control, \overline{AS} can be placed in the high-impedance state along with Ports 0 and 1, Data Strobe and Read/Write.

DS. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

P0₀-P0₇. I/O Port Lines (input/output, TTL compatible). 8 lines Nibble Programmable that can be configured under program control for I/O or external memory interface.

Pl₀-Pl₇. I/O Port Lines (input/output, TTL compatible). 8 lines Byte Programmable that can be configured under program control for I/O or multiplexed address (A_0-A_7) and data (D_0-D_7) lines used to interface with program/data memory.

P2₀-P2₇. I/O Port Lines (input/output, TTL compatible). 8 lines Bit Programmable. In addition they can be configured to provide open-drain output.

P30-P34. Input Port Lines (TTL compatible). They can also configured as control lines.

P3₅-P3₇. Output Port Lines (TTL compatible). They can also configured as control lines.

\$\$\$ Z8611/L

Pin Description (Continued)

RESET. Reset (input, active Low). RESET initializes the Z8611. When RESET is deactivated, program execution begins from internal program location 000C_H.

 $\mathbf{R}/\overline{\mathbf{W}}$. Read/Write (output). R/ $\overline{\mathbf{W}}$ is Low when the Z8611 is writing to external program or data memory.

XTAL1, XTAL2. Crystol 1, Crystal 2 (time-base input and output). These pins connect a parallel-resonant crystal (8 or 12 MHz maximum) or an external single-phase clock (8 or 12 MHz maximum) to the on-chip clock oscillator and buffer.

Address Spaces

Program Memory. The 16-bit program counter addresses 64K bytes of program memory space. Program memory can be located in two areas: one internal and the other external (Figure 4). The first 4096 bytes consist of on-chip mask-programmed ROM. At addresses 4096 and greater, the Z8611 executes external program memory fetches.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts.

Data Memory. The Z8611 can address 60K bytes of external data memory beginning at location 4096 (Figure 5). External data memory may be included with or separated from the external program memory space. $\overline{\rm DM}$, an optional I/O function that can be programmed to appear on pin P34, is used to distinguish between data and program memory space.

Register File. The 144-byte register file includes four I/O port registers (R0-R3), 124

general-purpose registers (R4-R127) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 6.

Z8611 instructions can access registers directly or indirectly with an 8-bit address field. The Z8611 also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (Figure 7). The Register Pointer addresses the starting location of the active working-register group.

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between locations 4096 and 65535. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).



Address Spaces (Continued)




Figure 4. Program Memory Map




Figure 6. The Register File




Figure 5. Data Memory Map




Figure 7. The Register Pointer


Serial Input/Output

Port 3 lines P3₀ and P3₇ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0, with a maximum rate of 62.5K bits/second for 8.

The Z8611 automatically adds a start bit and two stop bits to transmitted data (Figure 8). Odd parity is also available as an option. Eight data bits are always transmitted,

Transmitted Data

(No Parity) SP SP D₇ D₆ D₅ D₄ D₅ D₂ D₁ D₀ ST START BIT EIGHT DATA BITS TWO STOP BITS Transmitted Data (With Parity)



regardless of parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request (IRQ_4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.




Figure 8. Serial Data Formats

Counter/Timers

The Z8611 contains two 8-bit programmable counter/timers (T_0 and T_1), each driven by its own 6-bit programmable prescaler. The T_1 prescaler can be driven by internal ox external clock sources; however, the T_0 prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request— IRQ_4 (T_0) or IRQ_5 (T_1)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode) or to automatically reload

the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count Mode.

The clock source for T_1 is user-definable and can be the internal microprocessor clock (4 MHz maximum for the 8 MHz device and a 6 MHz maximum for the 12 MHz device) divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock (1 MHz maximum), a trigger input that can be retriggerable or nonretriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T_0 output to the input of T_1 . Port 3 line $P3_6$ also serves as a timer output (T_{OUT}) through which T_0 , T_1 or the internal clock can be output.

I/O Ports

The Z8611 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 1 can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port 1 may be placed under handshake control. In this configuration, Port 3 lines $P3_3$ and $P3_4$ are used as the handshake contols RDY_1 and \overline{DAV}_1 (Ready and Data Available).

Memory locations greater than 4096 are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port 1 can be placed in the high-impedance state along with Port 0, $\overline{\rm AS}$, $\overline{\rm DS}$ and R/ $\overline{\rm W}$, allowing the Z8611 to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning P3₃ as a Bus Acknowledge input and P3₄ as a Bus Request output.




Figure 9a. Port 1

Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines

 $P3_2$ and $P3_5$ are used as the handshake controls \overline{DAV}_0 and RDY_0 . Handshake signal assignment is dictated by the I/O direction of the upper nibble $P0_4$ - $P0_7$.

For external memory references, Port 0 can provide address bits $A_8\text{-}A_{11}$ (lower nibble) or $A_8\text{-}A_{15}$ (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing. When Port 0 nibbles are defined as address bits, they can be set to the high-impedance state along with Port 1 and the control signals \overline{AS} , \overline{DS} and R/\overline{W} .




Figure 9b. Port 0

Port 2 bits can be programmed independently as input or output. The port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines $P3_1$ and $P3_6$ are used as the handshake controls lines \overline{DAV}_2 and RDY_2 . The handshake signal assignment for Port 3 lines $P3_1$ and $P3_6$ is dictated by the direction (input or output) assigned to bit 7 of Port 2.




Figure 9c. Port 2

I/O Ports (Continued)

Port 3 lines can be configured as I/O or control lines. In either case, the direction of the eight lines is fixed as four input (P3₀-P3₃) and four output (P3₄-P3₇). For serial I/O, lines P3₀ and P3₇ are programmed as serial in and serial out respectively.

Port 3 can also provide the following control functions: handshake for Ports 0, 1 and 2 (\overline{DAV} and RDY); four external interrupt request signals (IRQ_0 - IRQ_3); timer input and output signals (T_{IN} and T_{OUT}) and Data Memory Select (\overline{DM}).




Figure 9d. Port 3

Interrupts

The Z8611 allows six different interrupts from eight sources: the four Port 3 lines P3₀-P3₃, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z8611 interrupts are vectored. When an interrupt request is granted, and interrupt machine cycle is entered. This disables all subsequent interrupts, saves the Program Counter and status flags, and branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

Clock

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTALl = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended

capacitors ($C_1 \le 15$ pF) from each pin to ground. The specifications for the crystal are as follows:

- AT cut, parallel resonant
- Fundamental types, 8/12 MHz maximum
- Series resistance, $R_s \leq 100 \Omega$.

Power Down Standby Option

The low-power standby mode allows power to be removed without losing the contents of the 124 general-purpose registers. This mode is available to the user as a bonding option whereby pin 2 (normally XTAL2) is replaced by the V_{MM} (standby) power supply input. This necessitates the use of an external clock generator (input = XTAL1) rather than a crystal source.

The removal of power, whether intended or due to power failure, must be preceded by a software routine that stores the appropriate status into the register file. Figure 10 shows the recommended circuit for a battery back-up supply system.




Figure 10. Recommended Driver Circuit for Power Down Operation

Instruction Set Notation

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

IRR	Indirect register pair or indirect working-
	register pair address

Irr Indirect working-register pair only

X Indexed address Direct address DĀ

RA Relative address

IM Immediate

R Register or working-register address

Working-register address only

ΙR Indirect-register or indirect working-register address

Ir Indirect working-register address only

RR Register pair or working register pair address

Symbols. The following symbols are used in describing the instruction set.

det Destination location or contents Source location or contents src

Condition code (see list) CC Indirect address prefix @

SP Stack pointer (control registers 254-255)

PC Program counter

FLAGS Flag register (control register 252) RP

Register pointer (control register 253)

IMR Interrupt mask register (control register 251)

Assignment of a value is indicated by the symbol "←". For example,

dst ← dst + src

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr(n)" is used to refer to bit "n" of a given location. For example,

dst (7)

refers to bit 7 of the destination operand.

Flags. Control Register R252 contains the following six flags:

С	Carry flag	b ₇							b_0
z	Zero flag	С	Z	S	V	D	Н	F2	F1
s V	Sign flag Overflow flag		Fl)				
D	Decimal-adjust flag		F2		}	use	r fl	ags	
H	Half-carry flag		1 4)				

Affected flags are indicated by:

Cleared to zero 1 Set to one

Set or cleared according to operation

Unaffected Undefined

Z8611/L


Condition Codes

Value	Mneomonic	Meaning	Flags Set
1000		Always true	
0111	C	Carry	C = 1
1111	NC	No carry	C = 0
0110	Z	Zero	Z = 1
1110	NZ	Not zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not equal	Z = 0
1001	GE	Greater than or equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater thaN	[Z OR (S XOR V)] = 0
0010	LE	Less than or equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned greater than or equal	C = 0
0111	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1
0000		Never true	

Instruction Formats



One-Byte Instruction



Two-Byte Instruction

Three-Byte Instruction

Figure 11. Instruction Formats

Z8611/L

Instruction Summary

Instruction	Addr	Mode	Opcode	Flags Affected						
and Operation	dst	src	Byte (Hex)	C	Z	S	V 1		H	
ADC dst,src dst - dst + src + C	(No	te l)	1	*	*	*	*	0	*	
ADD dst,src dst ← dst + src	(No	te l)	0□	*	*	*	*	0	*	
AND dst,src dst ← dst AND src	(Not	te l)	5□	_	*	*	0	-	_	
CALL dst SP - SP - 2 @SP - PC; PC - da	DA IRR st		D6 D4	-	-	-	-	_	-	
CCF C - NOT C		-	EF	*	-	-	_	-	-	
CLR dst dst ← 0	R IR		B0 B1	-	-	-	-	-	-	
COM dst dst NOT dst	R IR		60 61	-	*	*	0	-	_	
CP dst,src dst – src	(Not	e l)	A□	*	*	*	*	_	-	
DA dst dst ← DA dst	R IR		40 41	*	*	*	Х	_	-	
DEC dst dst - dst - 1	R IR		. 00 . 01	-	*	*	*	_	_	
DECW dst dst ← dst - l	RR IR		80 81	-	*	*	*	_	_	
DI IMR (7) — 0	٠.		8F	_	_		_	_	_	
DINZ r, dst $r \leftarrow r - 1$ if $r \neq 0$ $PC \leftarrow PC + dst$	RA		rA $r = 0-F$	-	-	-	_	_	-	
Range: +127, -128										
EI IMR (7) 1			9F	_	-	-	-	-	_	
INC dst dst - dst + 1	r R IR		rE r=0-F 20 21	·-	*	*	*	-	-	
INCW dst dst dst + 1	RR IR		A 0 A 1	_	*	*	*	-	-	
iret Flags - @sp; sp PC - @sp; sp - s	← SP P + 2;	+ 1 IMR (B F 7) — 1	*	*	*	*	*	*	
JP cc,dst if cc is true ° PC ← dst	DA IRR		cD c=0-F 30	-	-	-	_	-	_	
JR cc,dst if cc is true, PC - PC + dst Range: +127, -128	RA		cB c=0-F	_	-	-	-	_	-	

Instruction	Addr	Mode	Opcode	Flags Affected				
and Operation	dst	STC	Byte (Hex)	CZSVDH				
LD dst,src dst - src	r r R	Im R r	rC r8 r9 r=0-F					
	r X r Ir R R	X r Ir r R IR	C7 D7 E3 F3 E4 E5					
	R IR IR	Im Im R	E6 E7 F5					
LDC dst,src dst - src	r Irr	Irr r	C2 D2					
LDCI dst,src dst src r r + 1; rr rr +	Ir Irr l	Irr Ir	C3 D3					
LDE dst, src dst - src	r Irr	Irr r	82 92					
LDEI dst,src dst src r r + 1; rr rr +	Ir Irr l	Irr Ir	83 93					
NOP			FF					
OR dst,src dst - dst OR src	(No	te l)	4□	- * * 0				
POP dst dst - @ SP SP - SP + 1	R IR		50 51					
PUSH src SP - SP - 1; @SP •	- src	R IR	70 71					
RCF C - 0			CF	0				
RET PC - @ SP; SP - S	P + 2		AF					
RL dst	□ R IR		90 91	* * * *				
RLC dst	□ R IR		10 11	* * * *				
RR dst	P R IR		E0 E1	* * * *				
RRC dst	□ R IR		C0 C1	* * * *				
SBC dst,src dst - dst - src - C	(No	te l)	3□	* * * * 1 *				
SCF C - 1			DF	1,				
SRA dst	□ R IR		D0 D1	* * * 0				

Instruction Summary (Continued)

Instruction	Addr	Mode	Opcode	Flags Affected					
and Operation	dst	src	Byte (Hex)	С	Z	S	V	D	Н
SRP src RP - src		Im	31	-	-	-	-	-	-
SUB dst,src dst - dst - src	(Not	el)	2□	*	*	*	*	1	*
SWAP dst	∃ R ∃ IR		F0 F1	Х	*	*	Х	-	-

Instruction	Addr	Mode	Opcode	Flags Affected				
and Operation	dst	src	Byte (Hex)	C Z	SVDH			
TCM dst,src (NOT dst) AND src	(Note	1)	6□	- *	* 0			
TM dst, src dst AND src	(Note	1)	7	- *	* 0			
XOR dst,src dst - dst XOR src	(Note	e l)	В□	- *	* 0			

Note 1

These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a \square in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, to determine the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

	Addr	Mode	Lower	
	dst	SIC	Opcode Nibble	
	r	r	2	
	r	Ir	3	
•	R	R	4	
	R	IR	5	
	R	IM	6	
	IR	IM	7	

Registers

R240 SIO

Serial I/O Register


(FO_H; Read/Write)



R244 T0

Counter/Timer 0 Register


(F4_H; Read/Write)



R241 TMR

Timer Mode Register


(Fl_H; Read/Write)



R245 PRE0

Prescaler 0 Register

(F5H: Write Only)



01-00 HEX)

R242 T1

Counter Timer 1 Register


(F2_H; Read/Write)



R246 P2M

Port 2 Mode Register


(F6H; Write Only)



R243 PRE1

Prescaler 1 Register

(F3H; Write Only)



R247 P3M

Port 3 Mode Register

(F7H; Write Only)





Figure 12. Control Registers

Registers (Continued)

R248 P01M

Port 0 and 1 Mode Register


(F8_H; Write Only)



R252 FLAGS

Flag Register


(FC_H; Read/Write)



R249 IPR

Interrupt Priority Register


(F9_H; Write Only)



R253 RP

Register Pointer

(FD_H; Read/Write)



R250 IRO

Interrupt Request Register


(FA_H; Read/Write)

RESERVED - IRO0 = P32 INPUT (D0 = IRQ0)
| IRO1 = P33 INPUT | IRQ2 = P34 INPUT (D0 = IRQ0)
| IRQ3 = P34 INPUT | IRQ4 = P36 INPUT | IRQ4 = T6. SERIAL OUTPUT | IRQ4 = T6. SERIAL OUTPUT | IRQ4 = T6. SERIAL OUTPUT | IRQ5 = T7.

R254 SPH

Stack Pointer


(FE_H; Read/Write)



R251 IMR

Interrupt Mask Register

(FB_H; Read/Write)



R255 SPL

Stack Pointer

(FF_H; Read/Write)§



Figure 12a. Control Registers (Continued)

Opc	ode l	Мар						Lowe	r Nibble	(Hex)							
		. 0	1	2	3	4	. 5	6	7	8	9	A	В	С	D	E	F
	0	6,5 DEC R ₁	6,5 DEC IR ₁	6, 5 ADD r1, r2	6, 5 ADD r ₁ , Ir ₂	10, 5 ADD R ₂ , R ₁	10, 5 ADD IR ₂ , R ₁	10, 5 ADD R ₁ , IM	10, 5 ADD IR 1, IM	6,5 LD r1, R2	6,5 LD r2, R1	12/10,5 DJNZ r1, RA	12/10,0 JR cc, RA	6,5 LD r ₁ , IM	12/10,0 JP cc, DA	6,5 INC	
	1	6, 5 RLC R ₁	6,5 RLC IR ₁	6,5 ADC r ₁ , r ₂	6,5 ADC r ₁ , Ir ₂	10, 5 ADC R ₂ , R ₁	10, 5 ADC IR ₂ , R ₁	10, 5 ADC R ₁ , IM	10, 5 ADC IR 1, IM								
	2	6,5 INC R ₁	6,5 INC IR ₁	6, 5 SUB r ₁ , r ₂	6, 5 SUB r1, Ir2	10, 5 SUB R ₂ , R ₁	10, 5 SUB IR ₂ , R ₁	10, 5 SUB R ₁ , IM	10, 5 SUB IR 1, IM			4					
	3	8,0 JP IRR ₁	6, 1 SRP IM	6, 5 SBC 11, 12	6, 5 SBC r ₁ , Ir ₂	10, 5 SBC R ₂ , R ₁	10, 5 SBC IR ₂ , R ₁	10,5 SBC R ₁ , IM	10, 5 SBC IR ₁ , IM								
	4	8,5 DA R ₁	8,5 DA IR ₁	6, 5 OR r1, r2	6, 5 OR r ₁ , Ir ₂	10, 5 OR R ₂ , R ₁	10, 5 OR IR ₂ , R ₁	10,5 OR R ₁ , IM	10, 5 OR IR ₁ , IM								
	5	10,5 POP R ₁	10, 5 POP IR ₁	6, 5 AND r1, r2	6, 5 AND r1, Ir2	10, 5 AND R ₂ , R ₁	10, 5 AND IR ₂ , R ₁	10, 5 AND R ₁ , IM	10,5 AND IR1,IM								
Hex)	6	6, 5 COM R ₁	6, 5 COM IR 1	6, 5 TCM r1, r2	6, 5 TCM r ₁ , Ir ₂	10, 5 TCM R ₂ , R ₁	10, 5 TCM IR ₂ , R ₁	10,5 TCM R ₁ ,IM	10,5 TCM IR ₁ ,IM								
Upper Nibble (Hex)	7	10/12, 1 PUSH R ₂	12/14, 1 PUSH IR ₂	6, 5 TM r ₁ , r ₂	6, 5 TM r ₁ , Ir ₂	10, 5 TM R ₂ , R ₁	10, 5 TM IR ₂ , R ₁	10,5 TM R ₁ ,IM	10,5 TM IR ₁ ,IM								
Upper	8	10,5 DECW RR1	10, 5 DECW IR ₁	12,0 LDE r ₁ , Irr ₂	18,0 LDEI Ir 1, Irr 2												6, 1 DI
	9	6, 5 RL R ₁	6, 5 RL IR 1	12,0 LDE r2, Irr1	18,0 LDEI Ir2, Irr1												6, 1 EI
		10,5 INCW RR ₁	10,5 INCW IR ₁	6, 5 CP r1, r2	6, 5 CP r ₁ , Ir ₂	10, 5 CP R ₂ , R ₁	10, 5 CP IR ₂ , R ₁	10, 5 CP R ₁ , IM	10, 5 CP IR ₁ , IM								14,0 RET
	В	6,5 CLR R ₁	6,5 CLR IR ₁	6, 5 XOR 11, 12	6, 5 XOR r ₁ , lr ₂	10, 5 XOR R ₂ , R ₁	10, 5 XOR IR ₂ , R ₁	10, 5 XOR R ₁ , IM	10,5 XOR IR ₁ , IM								16,0 IRET
	С	6, 5 RRC R ₁	6,5 RRC IR ₁	12, 0 LDC r ₁ , Irr ₂	18,0 LDCI Ir ₁ , Irr ₂				10, 5 LD r ₁ , x, R ₂								6,5 RCF
	D ₁	6,5 SRA R ₁	6, 5 SRA IR ₁	12,0 LDC r ₂ , Irr ₁	18,0 LDCI Ir2, Irr1	20,0 CALL* IRR1		20, 0 CALL DA	10, 5 LD r ₂ , x, R ₁								6, 5 SCF
	E	6,5 RR R ₁	6, 5 RR IR ₁		6, 5 LD r1, Ir2	10, 5 LD R ₂ , R ₁	10, 5 LD IR ₂ , R ₁	10, 5 LD R ₁ , IM	10, 5 LD IR 1, IM								6, 5 CCF
	F	6, 7 SWAP R ₁	6, 7. SWAP IR ₁		6, 5 LD Ir 1, r2		10, 5 LD R ₂ , IR ₁						•	\	1	V	6,0 NOP
	tes per struction		2		Lov Opc Nib	ode	3	1				2			3		1
			Uppe Opcod Nibbl	•	. l	P O	ipeline Cycles Mnemo	nic				r = 4-1 R ₁ or r	nd: Bit Addre Bit Addre i = Dst A 2 = Src A	ss .ddress			
				First Operand	, 🗡	s	econd Operand						de, First	-	d, Second	•	nd
•2-by	te instruc	tion; fetcl	h cycle ar	pears as	a 3-byte i	nstruction	1					110.0:	THE DIG	ir dieds	are not	aeimed.	

Absolute Maximum Ratings


Voltages on all pins with respect to GND $\dots -0.3 \text{ V}$ to $+7.0 \text{ V}$
Operating Ambient Temperature0°C to +70°C
Storage Temperature 65°C to + 150°C


Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Standard Test Conditions

The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the reference pin. Standard conditions are as follows:

$$\begin{array}{ll} \square & +4.75 \text{ V} \leq \text{V}_{\text{CC}} \leq +5.25 \text{ V} \\ \square & \text{GND} = 0 \text{ V} \\ \square & 0^{\circ}\text{C} \leq \text{T}_{A} \leq +70^{\circ}\text{C} \end{array}$$








Figure 13. Test Load 1

Figure 14. Test Load 2

Figure 15. External Clock Interface Circuit (Both the clock and its complement are required)

DC Characteristics

Symbol	Parameter	Min	Max	Unit	Condition
v_{CH}	Clock Input High Voltage	3.8	v_{cc}	V	Driven by External Clock Generator
$v_{\rm CL}$	Clock Input Low Voltage	-0.3	0.8	V	Driven by External Clock Generator
v_{IH}	Input High Voltage	2.0	$v_{\rm CC}$	V	
$v_{\rm IL}$	Input Low Voltage	-0.3	0.8	V	
V_{RH}	Reset Input High Voltage	3.8	$v_{\rm CC}$	V	
$V_{\rm RL}$	Reset Input Low Voltage	-0.3	0.8	V	
v_{OH}	Output High Voltage	2.4		V	$I_{OH} = -250 \ \mu A$
$v_{\rm OL}$	Output Low Voltage		0.4	V	I_{OL} = +2.0 mA
$I_{\rm IL}$	Input Leakage	-10	10	μ A	$0 \text{ V} \leq \text{ V}_{\text{IN}} \leq +5.25 \text{ V}$
I_{OL}	Output Leakage	-10	10	μ A	$0 \text{ V} \leq \text{ V}_{\text{IN}} \leq +5.25 \text{ V}$
$I_{\rm IR}$	Reset Input Current		- 50	μ A	$V_{CC} = +5.25 \text{ V}, V_{RL} = 0 \text{ V}$
I_{CC}	V _{CC} Supply Current		120	mA	
			80*		
I_{MM}	V _{MM} Supply Current		10	mA	Power Down Mode
v_{MM}	Backup Supply Voltage	3	v_{CC}	v	Power Down

^{*} This value is for Z8611L only

External I/O or Memory Read and Write Timing

			Z8611/L		Z8611A			
No	Symbol	Paramter	Min	Мах	Min	Мах	Notes*†	
1	TdA(AS)	Address Valid to AS ↑ Delay	50			360	1,2,3	
2	TdAS(A)	AS ↑ to Address Float Dealy	70		45		1,2,3	
3	TdAS(DR)	AS ↑ to Read Data Required Valid		360		220	1,2,3,4	
4	TwAS	AS Low Width	80		55		1,2,3	
5	TdAz(DS)	Address Float to $\overline{\rm DS}$ \downarrow	0		0		1	
6	-TwDSR	— DS (Read) Low Width—————	250		—185——		-1,2,3,4	
7	TwDSW	DS (Write) Low Width	160		110		1,2,3,4	
8	TdDSR(DR)	$\overline{\mathrm{DS}}$ ↓ to Read Data Required Valid		200		130	1,2,3,4	
9	ThDR(DS)	Read Data to $\overline{\text{DS}}$ ↓ Hold Time	0		0		1	
10	TdDS(A)	DS ↑ to Address Active Delay	70		45		1,2,3	
11	TdDS(AS)	DS ↑ to AS ↓ Delay	70		55		1,2,3	
12-	-TdR/W(AS)	—R/W Valid to AS↑ Delay —————	50		30		- 1,2,3	
13	TdDS(R/W)	DS ↑ to R/W Not Valid	60		35		1,2,3	
14	TdDW(DSW)	Write Data Valid to DS (Write) ↓ Delay	50		35		1,2,3	
15	TdDS(DW)	DS ↑ to Write Data Not Valid Delay	70		45		1,2,3	
16	TdA(DR)	Address Valid to Read Data Required Valid	l	410		255	1,2,3,4	
17	TdAS(DS)	AS ↑ to DS ↓ Delay	80		55		1,2,3	

NOTES:

- 1. Test Load 1
- 2. Timing numbers given are for minimum TpC.
- 3. Also see clock cycle time dependent characteristics table.
- 4. When using extended memory timing add 2 TpC.
- 5. All timing reference use 2.0 V for a logic "1" and 0.8 V for a logic "0".
- * All units in nanoseconds (ns).
- † Timings are preliminary and subject to change.




Figure 16. External I/O or Memory Read/Write



Additional Timing Table

			Z861	Z8611A			
No	Symbol	Paramter	Min	Max	Min	Max	Notes*†
1	TpC	Input Clock Period	125	1000	83	1000	1
2	TrC, TfC	Clock Input Rise And Fall Times		25		15	1
3	TwC	Input Clock Width	37		26		1
4	TwTinL	Timer Input Low Width	100		70		2
5-	—TwTinH——	—Timer Input High Width————	3TpC		3TpC		 2
6	TpTin	Timer Input Period	8TpC		8TpC		2
7	TrTin,TfTin	Timer Input Rise And Fall Times		100		100	2
8a	TwIL	Interrupt Request Input Low Time	100		70		2,3
8b	TwIL	Interrupt Request Input Low Time	3ТрС		3TpC		2,4
9	TwIH	Interrupt Request Input High Time	3ТрС		3TpC		2,3

NOTES:

- 1. Clock timing references uses 3.8 V for a logic "1" and 0.8 V $\,$ for a logic "0".
- 2. Timing reference uses 2.0 V for a logic "1" and 0.8 V for a logic "0".
- 3. Interrupt request via Port 3 (P3₁-P3₂).
 4. Interrupt request via Port 3 (P3₀).
 * Units in nanoseconds (ns).
- † Timings are preliminary and subject to change.




Figure 17. Additional Timing

Handshake Timing

			Z861	Z8611A			
No	Symbol	Paramter	Min	Мах	Min	Мах	Notes*†
1	TsDI(DAV)	Data In Setup Time	0		0		
2	ThDI(DAV)	Data In Hold Time	230		160		
3	TwDAV	Data Available Width	175		120		
4	TdDAVIf(RDY)	DAV ↓ Input to RDY ↓ Delay		175		120	1,2
5	-TdDAVOf(RDY)-	—DAV ↓ Output to RDY ↓ Delay———	0		0		 1,3
6	TdDAVIr(RDY)	DAV ↑ Input to RDY ↑ Delay		175		120	1,2
7	TdDAV0r(RDY)	DAV ↑ Output to RDY ↑ Delay	0		0		1,3
8	TdDO(DAV)	Data Out to DAV ↓ Delay	50		30		1
9	TdRDY(DAV)	Rdy ↓ Input to DAV ↑ Delay	0	200	0	140	1

NOTES:

- 1. Test Load 1
- 2. Input handshake
- 3. Output handshake

- 4. All timing regerences use 2.0 V for a logic "l" and 0.8 V for
- a logic "0".
- * Units in nanoseconds (ns).
- † Timings are preliminary and subject to change.




Figure 18a. Input Handshake




Figure 18b. Output Handshake



Clock-Cycle-Time-Dependent Characteristics

		Z8611/L	Z8611A
Number	Symbol	Equation	Equation
1	TdA(AS)	TpC-75	TpC-50
2	TdAS(A)	TpC-55	TpC-40
3	TdAS(DR)	4TpC-140*	4TpC-110*
4	TwAS	TpC-45	TpC-30
6——	TwDSR	3TpC-125*	3TpC-65*
7	TwDSW	2TpC-90*	2TpC-55*
8	TdDSR(DR)	3TpC-175*	3TpC-120*
10	Td(DS)A	TpC-55	TpC-40
11	TdDS(AS)	TpC-55	TpC-30
12	TdR/W(AS)	TpC-75	TpC-55
13	TdDS(R/W)	TpC-65	TpC-50
14	TdDW(DSW)	TpC-75	TpC-50
15	TdDS(DW)	TpC-55	TpC-40
16	TdA(DR)	5TpC-215*	5TpC-160*
17	TdAS(DS)	TpC-45	TpC-30

^{*} Add 2TpC when using extended memory timing.

Ordering Information

Туре	Package	Temp.	Clock	Description
Z8611 B1	Plastic	0/+70°C		4K ROM Microcomputer
Z8611 B6	Plastic	−40/+85°C		
Z8611 D1	Ceramic	0/+70°C		
Z8611 D6	Ceramic	-40/+85°C	8 MHz	
Z8611 C1	Plastic Chip Carrier	0/+70°C		
Z8611 C6	Plastic Chip Carrier	−40/+85°C		
Z8611 K1	Ceramic Chip Carrier	0/+70°C		
Z8611 K6	Ceramic Chip Carrier	-40/+85°C		
Z8611A B1	Plastic	0/+70°C \		
Z8611A B6	Plastic	−40/+85°C		
Z8611A D1	Ceramic	0/+70°C		
Z8611Å D6	Ceramic	-40/+85°C	12 MHz	
Z8611A C1	Plastic Chip Carrier	0/+70°C	12 MHZ	
Z8611A C6	Plastic Chip Carrier	-40/+85°C		
Z8611A K1	Ceramic Chip Carrier	0/+70°C		
Z8611A K6	Ceramic Chip Carrier	-40/+85°C		
Z8611L B1	Plastic	0/+70°C \		4K ROM Microcomputer
Z8611L B6	Plastic	-40/+85°C		Low Power version
Z8611L D1	Ceramic	0/+70°C		
Z8611L D6	Ceramic	-40/+85°C		
Z8611L C1	Plastic Chip Carrier	0/+70°C	8 MHz	
Z8611L C6	Plastic Chip Carrier	-40/+85°C		
Z8611L K1	Ceramic Chip Carrier	0/+70°C		
Z8611L K6	Ceramic Chip Carrier	-40/+85°C		



Z8 8K ROM Microcomputer

- Complete microcomputer, 8K bytes of ROM, 240 bytes of RAM, 32 I/O lines, and up to 56K bytes addressable external space each for program and data memory.
- 256-byte register file, including 236 general-purpose registers, four I/O port registers, and 16 status and control registers.
- Minimum instruction execution time 1 μ s at 12 MHz.
- Vectored, priority interrupts for I/O, counter/timers, and UART.
- Full-duplex UART and two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler.

- Register Pointer so that short, fast instructions can access any of nine working register groups in 1 μs.
- On-chip oscillator that accepts crystal or external clock drive.
- Low-power standby option that retains contents of general-purpose registers.
- Single +5 V power supply—all pins TTLcompatible.
- Low Power version (Z8621L):
 - Available 8 MHz
 - Current consumption 80 mA
- Available in 8 and 12 MHz versions.

General Description

The Z8621 microcomputer introduces a new level of sophistication to single-chip architecture. Compared to earlier single-chip microcomputers, the Z8621 offers faster execution; more efficient use of memory; more sophisticated interrupt, input/output and bit-manipulation capabilities; and easier system expansion.

Under program control, the Z8621 can be

tailored to the needs of its user. It can be configured as a stand-alone microcomputer with 8K bytes of internal ROM, a traditional microprocessor that manages up to 112K bytes of external memory, or a parallel-processing element in a system with other processors and peripheral controllers linked by the Z-BUS. In all configurations, a large number of pins remain available for I/O.




Figure 1. Logic Functions

General Description (Continued)





Figure 2. Pin Configuration



N.C. . NO CONNECTION

Figure 2a. Chip Carrier Pin Configuration

Architecture

Z8621 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z8621 fulfills this with 32 pins dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/data bus for interfacing external memory.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the Z8621 can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer

to a microprocessor that can address 112K bytes of external memory (Figure 3).

Three basic address spaces are available to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The 256-byte random-access register file is composed of 236 general-purpose registers, four I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.

Architecture (Continued)




Figure 3. Block Diagram

Pin Description

AS. Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of AS. Under program control, AS can be placed in the high-impedance state along with Ports 0 and 1, Data Strobe and Read/Write.

DS. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

P0₀-P0₇. I/O Port Lines (input/output, TTL compatible). 8 lines Nibble Programmable that can be configured under program control for I/O or external memory interface.

P1₀-P1₇. I/O Port Lines (input/output, TTL compatible). 8 lines Byte Programmable that can be configured under program control for I/O or multiplexed address (A₀-A₇) and data (D₀-D₇) lines used to interface with program/data memory.

P20-P27. I/O Port Lines (input/output, TTL compatible). 8 lines Bit Programmable. In addition they can be configured to provide open-drain output.

P3₀-P3₄. Input Port Lines (TTL compatible). They can also configured as control lines.

P3₅-P3₇. Output Port Lines (TTL compatible). They can also configured as control lines.

\$\$\$ Z8621/L

Pin Description (Continued)

RESET. Reset (input, active Low). \overline{RESET} initializes the Z8621. When \overline{RESET} is deactivated, program execution begins from internal program location $000C_H$.

 $\mathbf{R}/\overline{\mathbf{W}}$. Read/Write (output). R/ $\overline{\mathbf{W}}$ is Low when the Z8621 is writing to external program or data memory.

XTAL1, XTAL2. Crystol 1, Crystal 2 (time-base input and output). These pins connect a parallel-resonant crystal (8 or 12 MHz maximum) or an external single-phase clock (8 or 12 MHz maximum) to the on-chip clock oscillator and buffer.

Address Spaces

Program Memory. The 16-bit program counter addresses 64K bytes of program memory space. Program memory can be located in two areas: one internal and the other external (Figure 4). The first 8192 bytes consist of on-chip mask-programmed ROM. At addresses 8192 and greater, the Z8621 executes external program memory fetches.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts.

Data Memory. The Z8621 can address 56K bytes of external data memory beginning at locations 8192 (Figure 5). External data memory may be included with or separated from the external program memory space. $\overline{\rm DM}$, an optional I/O function that can be programmed to appear on pin P3₄, is used to distinguish between data and program memory space.

Register File. The 256-byte register file includes four I/O port registers (R0-R3), 236

general-purpose registers (R4-R238) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 6.

Z8621 instructions can access registers directly or indirectly with an 8-bit address field. The Z8621 also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (Figure 7). The Register Pointer addresses the starting location of the active working-register group.

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between locations 8192 and 65535. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 236 general-purpose registers (R4-R238).

Address Spaces (Continued)




Figure 4. Program Memory Map




Figure 6. The Register File




Figure 5. Data Memory Map





Figure 7. The Register Pointer

Serial Input/Output

Port 3 lines P3₀ and P3₇ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0, with a maximum rate of 62.5K bits/second for 8.

The Z8621 automatically adds a start bit and two stop bits to transmitted data (Figure 8). Odd parity is also available as an option. Eight data bits are always transmitted,



regardless of parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request (IRQ_4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ_3 interrupt request.




Figure 8. Serial Data Formata

Counter/Timers

The Z8621 contains two 8-bit programmable counter/timers $(T_0 \text{ and } T_1)$, each driven by its own 6-bit programmble prescaler. The T_1 prescaler can be driven by the internal or external clock sources; however, the T_0 prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request— IRQ_4 (T_0) or IRQ_5 (T_1)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode) or to automatically reload

the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T₁ is user-definable and can be the internal microprocessor clock (4 MHz maximum for the 8 MHz device and 6 MHz maximum for the 12 MHz device) divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock (1 MHz maximum), a trigger input that can be retriggerable or nonretriggerable, or as a gate input for the internal clock. The counter/timers can be porogrammably cascaded by connecting the T_0 output to the input of T_1 . Port 3 line P36 also serves as a timer output (T_{OUT}) through which T_0 , T_1 or the internal clock can be output.



I/O Ports

The Z8621 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 1 can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port 1 may be placed under handshake control. In this configuration, Port 3 lines $P3_3$ and $P3_4$ are used as the handshake contols RDY_1 and \overline{DAV}_1 (Ready and Data Available).

Memory locations greater than 8192 are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port 1 can be placed in the high-impedance state along with Port 0, $\overline{\text{AS}}$, $\overline{\text{DS}}$ and R/\overline{W} , allowing the Z8621 to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning P3₃ as a Bus Acknowledge input and P3₄ as a Bus Request output.

8 PORT 1

B PORT 1

WO or AD₀-AD₇

HANDSHAKE CONTROLS
DAVI, AND RDY₁
(P3, AND P3₁)

Figure 9a. Port 1

Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port,

Port 0 may be placed under handshake control. In this configuration, Port 3 lines $P3_2$ and $P3_5$ are used as the handshake controls \overline{DAV}_0 and RDY_0 . Handshake signal assignment is dictated by the I/O direction of the upper nibble $P0_4$ - $P0_7$.

For external memory references, Port 0 can provide address bits $A_8\text{-}A_{11}$ (lower nibble) or $A_8\text{-}A_{15}$ (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing. When Port 0 nibbles are defined as address bits, they can be set to the high-impedance state along with Port 1 and the control signals \overline{AS} , \overline{DS} and R/\overline{W} .




Figure 9b. Port 0

Port 2 bits can be programmed independently as input or output. The port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines P3₁ and P3₆ are




Figure 9c. Port 2

I/O Ports (Continued)

used as the handshake controls lines $\overline{\text{DAV}}_2$ and RDY_2 . The handshake signal assignment for Port 3 lines P3₁ and P3₆ is dictated by the direction (input or output) assigned to bit 7 of Port 2

Port 3 lines can be configured as I/O or control lines. In either case, the direction of the eight lines is fixed as four input (P3₀-P3₃) and four output (P3₄-P3₇). For serial I/O, lines P3₀ and P3₇ are programmed as serial in and serial out respectively.

Port 3 can also provide the following control functions: handshake for Ports 0, 1 and 2 (DAV and RDY); four external

interrupt request signals (IRQ_0 - IRQ_3); timer input and output signals (T_{IN} and T_{OUT}) and Data Memory Select (\overline{DM}).




Figure 9d. Port 3

Interrupts

The Z8621 allows six different interrupts from eight sources: the four Port 3 lines P30-P33, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z8621 interrupts are vectored. When an interrupt request is granted, and interrupt machine cycle is entered. This disables all subsequent interrupts, saves the Program Counter and status flags, and branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

Clock

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended

capacitors ($C_1 \le 15$ pF) from each pin to ground. The specifications for the crystal are as follows:

- AT cut, parallel resonant
- Fundamental types, 8/12 MHz maximum
- Series resistance, $R_s \le 100 \Omega$.

Power Down Standby Option

The low-power standby mode allows power to be removed without losing the contents of the 236 general-purpose registers. This mode is available to the user as a bonding option whereby pin 2 (normally XTAL2) is replaced by the V_{MM} (standby) power supply input. This necessitates the use of an external clock generator (input = XTAL1) rather than a crystal source.

The removal of power, whether intended or due to power failure, must be preceded by a software routine that stores the appropriate status into the register file. Figure 10 shows the recommended circuit for a battery back-up supply system.




Figure 10. Recommended Driver Circuit for Power Down Operation

Instruction Set Notation

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

IRR	Indirect	register	nair	٥r	indirect	working-
TITT	mairect	register	pan	OI	marrect	working-

register pair address

Indirect working-register pair only Irr x Indexed address

DA Direct address

RA Relative address IM

Immediate R Register or working-register address

Working-register address only

ĬΒ Indirect-register or indirect working-register address

Īr Indirect working-register address only

RR Register pair or working register pair address

Symbols. The following symbols are used in describing the instruction set.

Destination location or contents dst Source location or contents src cc Condition code (see list) Indirect address prelix

SP Stack pointer (control registers 254-255)

PC Program counter

@

FLAGS Flag register (control register 252) RP Register pointer (control register 253)

IMR Interrupt mask register (control register 251)

Assignment of a value is indicated by the symbol " \leftarrow ". For example,

dst ← dst + src

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr(n)" is used to refer to bit "n" of a given location. For example,

dst (7)

refers to bit 7 of the destination operand.

Flags. Control Register R252 contains the following six flags:

С	Carry flag	b7							b
Z	Zero flag	С	Z	S	V	D	Н	F2	F
S	Sign flag								
v	Overflow flag		Fl)				
D	Decimal-adjust flag		F2		{	use	er f	ags	3
H	Half-carry flag		1 4)				

Affected flags are indicated by:

0 Cleared to zero 1 Set to one

Set or cleared according to operation

Unaffected

Undefined x



Condition Codes

Value	Mneomonic	Meaning	Flags Set
1000		Always true	
0111	C	Carry	C = 1
1111	NC	No carry	C = 0
0110	Z	Zero	Z=1
1110	NZ	Not zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not equal	Z = 0
1001	GE	Greater than or equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater thaN	[Z OR (S XOR V)] = 0
0010	LE	Less than or equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned greater than or equal	C = 0
0111	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1
0000		Never true	•••

Three-Byte Instructions

Instruction Formats

OPC MODE

dst/src

OPC


dst

OPC

VALUE

OPC MODE

Two-Byte Instructions



CCF, DI, EI, IRET, NOP, RCF, RET, SCF



OPC

VALUE		OPC	CALL
		DA _U	
dst/CC OPC	DJNZ, JR	DAL	

Figure 11. Instruction Formats



Instruction Summary

Instruction	Addr Mode			Flags Affected					
and Operation	dst	Byte (Hex)	С	Z	S	V	D	H	
ADC dst,src dst - dst + src + C		te l)	10	*	*	*	*	0	*
ADD dst,src dst - dst + src	(No	te l)	0□	*	*	*	*	0	*
AND dst,src dst - dst AND src	(No	te l)	5□	_	*	*	0	-	_
CALL dst SP - SP - 2 @SP - PC; PC - d	DA IRR st		D6 D4	-	_	-	-	_	-
CCF C - NOT C			EF	*	-	-	-	-	-
CLR dst dst ← 0	R IR		B0 B1	. –	-	-	-	-	-
COM dst dst - NOT dst	R IR		60 61	-	*	*	0	-	_
CP dst,src dst - src	(No	te l)	A □	*	*	*	*	-	_
DA dst dst – DA dst	R IR	·	40 41	*	*	*	Х	_	_
DEC dst dst - dst - 1	R IR		00 . 01	_	*	*	*	-	_
DECW dst dst - dst - l	RR IR		80 81	-	*	#	*	-	_
DI IMR (7) — 0			8F	_	_	. <u>-</u>	_	_	_
DINZ r, dst $r \leftarrow r - 1$ if $r \neq 0$ $PC \leftarrow PC + dst$ Range: +127, -128	RA		rA r=0-F	-	_	-	_	_	-
EI IMR (7) - 1		,	9F	_		-	_	_	_
INC dst dst dst + 1	r R IR		rE r=0-F 20 21	n-	*	*	*	-	_
INCW dst dst dst + 1	RR IR		A0 A1	-	*	*	*	-	_
IRET FLAGS - @SP; SF PC - @SP; SP - S		+ 1 ; IMR (B F 7) — 1	*	*	*	*	*	4
IP cc,dst if cc is true ° PC dst	DA IRR		cD c=0-F 30	_	-	_	-	-	<u></u>
JR cc,dst if cc is true, PC - PC + dst	RA		cB c=0-F	-	_	-	-	_	_

Instruction	Addr	Mode	Opcode Byte	Flags Affected			
and Operation	dst	src	(Hex)	CZSVDH			
LD dst,src dst - src	r r R	Im R r	rC r8 r9 r=0-F				
	r X r Ir	X r Ir r	C7 D7 E3 F3				
	R R R IR IR	R IR Im Im R	E4 E5 E6 E7 F5				
LDC dst,src dst - src	r Irr	Irr r	C2 D2				
LDCI dst,src dst src r r + 1; rr rr +	Ir Irr - 1	Irr Ir	C3 D3				
LDE dst,src dst - src	r Irr	Irr r	82 92				
LDEI dst, src dst src r r + 1; rr rr	Ir Irr + 1	Irr Ir	83 93				
NOP	1 /		FF				
OR dst,src dst - dst OR src	(No	te l)	4□	- * * 0			
POP dst dst - @ SP SP - SP + 1	R IR	× .	50 51	1			
PUSH src SP - SP - 1; @ SP	- src	R IR	70 71				
RCF C - 0			CF	0			
RET PC - @ SP; SP - S	SP + 2		AF				
RL dst	₽ R IR		90 91	* * * * = =			
RLC dst	P R IR	,	10 11	* * * *			
RR dst	R IR		EO E1	* * * *			
RRC dst	□ R IR		C0 C1	* * * *			
SBC dst,src dst - dst - src - C	(No	te l)	3□	* * * * 1 *			
SCF C - 1			DF	1			
SRA dst	R IR		D0 D1	* * * 0			

Instruction Summary (Continued)

Instruction and Operation	Addr N	/lode	Opcode Byte (Hex)	Flags Affected					
	dst	src		С	Z	S	V	D	H
SRP src RP — src		Im	31	-	-	-	-	-	-
SUB dst,src dst - dst - src	(Note	1)	2□	*	*	*	*	1	*
SWAP dst	□ R □ IR		F0 F1	Х	*	*	Х	-	_

Instruction and Operation	Addr Mode			Flags Affected			
	dst	STC	Byte (Hex)	CZSVDH			
TCM dst,src (NOT dst) AND src	(Note	1)	6□ 1	- * * 0			
TM dst, src dst AND src	(Note	1)	7□	- * * 0			
XOR dst,src dst - dst XOR src	(Note	1)	В□	- * * 0			

Note 1

These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a \Box in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, to determine the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.


Addr Mode		Lower	
dst	SIC	Opcode Nibble	
 r	r	2	
r	Ir	3	
R	R	4	
R	IR	5	
R	IM	6	
IR	IM ,	7	



Registers


R240 SIO Serial I/O Register

(FO_H; Read/Write)




R244 TO Counter/Timer 0 Register

(F4H; Read/Write)



R241 TMR Timer Mode Register


(Flu: Read/Write)



R245 PRE0

Prescaler 0 Register


(F5H; Write Only)



R242 T1

Counter Timer 1 Register


(F2_H: Read/Write)



R246 P2M

Port 2 Mode Register


(F6H; Write Only)



R243 PRE1

Prescaler 1 Register

(F3H; Write Only)



R247 P3M

Port 3 Mode Register

(F7H; Write Only)





Figure 12. Control Registers

Registers (Continued)


R248 P01M Port 0 and 1 Mode Register

(F8H; Write Only)



R252 FLAGS Flag Register


(FCH; Read/Write)



R249 IPR

Interrupt Priority Register


(F9H; Write Only)



R253 RP

Register Pointer


(FD_H; Read/Write)



R250 IRQ

Interrupt Request Register


(FAH; Read/Write)



R254 SPH

Stack Pointer


(FEH; Read/Write)



R251 IMR

Interrupt Mask Register

(FB_H; Read/Write)



R255 SPL Stack Pointer

(FF_H; Read/Write)




Figure 12. Control Registers (Continued)

pco	de l	Map						Low	er Nibble	(Hex)							
		0	1	2	3	4	5	6	7	8	9,	A	В	С	D	E	F
	0	6, 5 DEC R ₁	6,5 DEC IR ₁	6,5 ADD r1,r2	6,5 ADD r ₁ ,Ir ₂	10, 5 ADD R ₂ , R ₁	10, 5 ADD IR ₂ , R ₁	10,5 ADD R ₁ ,IM	10, 5 ADD IR 1, IM	6,5 LD r ₁ , R ₂	6,5 LD r ₂ , R ₁	12/10,5 DJNZ r ₁ , RA	12/10,0 JR cc, RA	6,5 LD r1, IM	12/10,0 JP cc, DA	6,5 INC	
	1	6, 5 RLC R ₁	6,5 RLC IR ₁	6,5 ADC r ₁ ,r ₂	6, 5 ADC r1, Ir2	10, 5 ADC R ₂ , R ₁	10, 5 ADC IR ₂ , R ₁	10,5 ADC R ₁ ,IM	10,5 ADC IR1,IM								
	2	6, 5 INC R ₁	6,5 INC IR ₁	6, 5 SUB r1, r2	6, 5 SUB r ₁ , Ir ₂	10, 5 SUB R ₂ , R ₁	10, 5 SUB IR ₂ , R ₁	10, 5 SUB R ₁ , IM	10, 5 SUB IR 1, IM								
	3	8,0 JP IRR ₁	6, 1 SRP IM	6, 5 SBC r ₁ , r ₂	6, 5 SBC r ₁ , Ir ₂	10,5 SBC R ₂ , R ₁	10, 5 SBC IR ₂ , R ₁	10, 5 SBC R ₁ , IM	10, 5 SBC IR 1, IM								
	4	8, 5 DA R ₁	8, 5 DA IR ₁	6, 5 OR r1, r2	6, 5 OR r1, Ir2	10, 5 OR R ₂ , R ₁	10, 5 OR IR2, R1	10, 5 OR R ₁ , IM	10,5 OR IR ₁ ,IM								
	5	10,5 POP R ₁	10, 5 POP IR ₁	6, 5 AND 11, 12	6, 5 AND r1, Ir2	10,5 AND R ₂ , R ₁	10, 5 AND IR ₂ , R ₁	10, 5 AND R ₁ , IM	10, 5 AND IR ₁ , IM								
(X	6	6, 5 COM R ₁	6,5 COM IR ₁	6, 5 TCM r1, r2	6, 5 TCM r1, Ir2	10, 5 TCM R ₂ , R ₁	10, 5 TCM IR ₂ , R ₁	10, 5 TCM R ₁ , IM	10,5 TCM IR ₁ , IM								
Upper Nibble (Hex)	7	10/12, 1 PUSH R ₂	12/14, 1 PUSH IR ₂	6,5 TM r ₁ , r ₂	6, 5 TM r ₁ , Ir ₂	10,5 TM R ₂ , R ₁	10, 5 TM IR ₂ , R ₁	10,5 TM R ₁ ,IM	10,5 TM IR ₁ ,IM								
Upper N	8	10, 5 DECW RR ₁	10, 5 DECW IR ₁	12,0. LDE r ₁ , Irr ₂	18,0 LDEI Ir1, Irr2												6, D
	9	6, 5 RL R ₁	6, 5 RL IR 1	12,0 LDE r2,Irr1	18,0 LDEI Ir2, Irr1			:									6. E
	Á	10,5 INCW RR1	10, 5 INCW IR ₁	6, 5 CP r1, r2	6, 5 CP r ₁ , Ir ₂	10, 5 CP R ₂ , R ₁	10, 5 CP IR ₂ , R ₁	10,5 CP R ₁ , IM	10, 5 CP IR ₁ , IM								14, RE
	В	6, 5 CLR R ₁	6,5 CLR IR ₁	6, 5 XOR	6, 5 XOR r ₁ , Ir ₂	10, 5 XOR R ₂ , R ₁	10, 5 XOR IR ₂ , R ₁	10,5 XOR R ₁ , IM	10, 5 XOR IR ₁ , IM								16, IRI
	c	6, 5 RRC R ₁	6,5 RRC IR ₁	12,0 LDC r ₁ , Irr ₂	18,0 LDCI Ir1, Irr2				10,5 LD r1, x, R2								6, RC
	D	6, 5 SRA .R ₁	6, 5 SRA IR ₁	12,0 LDC r ₂ , Irr ₁	18, 0 LDCI Ir ₂ , Irr ₁	20, 0 CALL* IRR1		20,0 CALL DA	10, 5 LD r2, x, R ₁								6, SC
	E	6, 5 RR R ₁	6, 5 RR IR ₁		6,5 LD r ₁ , Ir ₂	10, 5 LD R ₂ , R ₁	10,5 LD IR ₂ , R ₁	10, 5 ĹD R ₁ , IM	10, 5 LD IR ₁ , IM				-				6, 5 CC
	F	6, 7 SWAP R ₁	6,7 SWAP IR ₁		6, 5 LD Ir 1, r 2		10, 5 LD R ₂ , IR ₁		-								6, 0 NO
Byte	s per		$\overline{}$									~		_		_	_
Insti	ruction	1	2		Lower Opcod	e .	3)				2			3		1
	, •			ution	Nibble		eline					Legend:					
		. 0	Upper	ycles \	10, 5 CP	Сус	les nemonic					$R = 8-Bit$ $r = 4-Bit$ $R_1 \text{ or } r_1 =$ $R_2 \text{ or } r_2 =$	Address Dst Add	ress ress			
			Nibble	First	R2, R1	Sec	ond					Sequenc	:e:		Second C)p era nd	
			Оре	rand	•		rand					Note: Th	ne blank	areas ar	e not def	ined.	

Absolute Maximum Ratings


Voltages on all pins with respect to GND -0.3 V to +7.0 V Operating Ambient Temperature0°C to +70°C Storage Temperature -65°C to +150°C


Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Standard Test Conditions

The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the reference pin. Standard conditions are as follows:

- $\Box +4.75 \text{ V} \leq \text{V}_{CC} \leq +5.25 \text{ V}$
- ☐ GND=0 V
- \square 0°C \leq T_A \leq +70°C








Figure 13. Test Load 1

Figure 14. Test Load 2

Figure 15. External Clock Interface Circuit (Both the clock and complement are required)

DC Characteristics

Symbol	Parameter	Min	Max	Unit	Condition
v_{CH}	Clock Input High Voltage	3.8	v_{cc}	V	Driven by External Clock Generator
$v_{\rm CL}$	Clock Input Low Voltage	-0.3	0.8	V	Driven by External Clock Generator
v_{IH}	Input High Voltage	2.0	v_{CC}	V	
V_{IL}	Input Low Voltage	-0.3	0.8	V	
V_{RH}	Reset Input High Voltage	3.8	$v_{\rm CC}$	V	
$v_{\rm RL}$	Reset Input Low Voltage	-0.3	0.8	V	
v_{OH}	Output High Voltage	2.4		V	$I_{OH} = -250 \ \mu A$
v_{OL}	Output Low Voltage		0.4	V	$I_{OL} = +2.0 \text{ mA}$
I_{IL}	Input Leakage	-10	10	μ A	$0 \text{ V} \leq \text{ V}_{\text{IN}} \leq +5.25 \text{ V}$
I_{OL}	Output Leakage	-10	10	μ A	$0 \text{ V} \leq \text{ V}_{\text{IN}} \leq +5.25 \text{ V}$
I_{IR}	Reset Input Current		- 50	μ A	$V_{CC} = +5.25 \text{ V}, V_{RL} = 0 \text{ V}$
I_{CC}	V _{CC} Supply Current		120 80*	mA	
I_{MM}	V _{MM} Supply Current		10	mA	Power Down Mode
v_{MM}	Backup Supply Voltage	3	$v_{\rm CC}$	V	Power Down

^{*} This value is for Z8621L only

External I/O or Memory Read and Write Timing

			Z86	21/L	Z86	321A	
No	Symbol	Paramter	Min	Мах	Min	Мах	Notes*†
1	TdA(AS)	Address Valid to AS ↑ Delay	50			360	1,2,3
2	TdAS(A)	AS ↑ to Address Float Dealy	70		45		1,2,3
3	TdAS(DR)	AS ↑ to Read Data Required Valid		360		220	1,2,3,4
4	TwAS	AS Low Width	80		55		1,2,3
5	TdAz(DS)	Address Float to $\overline{\rm DS}$ \downarrow	0		0		1
6-	TwDSR	— DS (Read) Low Width——————	 250		—185-—		-1,2,3,4
7	TwDSW	DS (Write) Low Width	160		110		1,2,3,4
8	TdDSR(DR)	DS ↓ to Read Data Required Valid		200		130	1,2,3,4
9	ThDR(DS)	Read Data to $\overline{\rm DS}\downarrow$ Hold Time	0		0		1
10	TdDS(A)	DS ↑ to Address Active Delay	70		45		1,2,3
11	TdDS(AS)	DS ↑ to AS ↓ Delay	70		55		1,2,3
12-	TdR/W(AS)	—R/W Valid to AS ↑ Delay —————	50		30		- 1,2,3
13	TdDS(R/W)	DS ↑ to R/W Not Valid	60		35		1,2,3
14	TdDW(DSW)	Write Data Valid to DS (Write) ↓ Delay	50		35		1,2,3
15	TdDS(DW)	DS ↑ to Write Data Not Valid Delay	70		45		1,2,3
16	TdA(DR)	Address Valid to Read Data Required Vali	d	410		255	1,2,3,4
17	TdAS(DS)	ĀS↑ to DS↓ Delay	80		55		1,2,3

- 1. Test Load 1
- 2. Timing numbers given are for minimum TpC.
- 3. Also see clock cycle time dependent characteristics table.
- 4. When using extended memory timing add 2 TpC.
- 5. All timing reference use 2.0 V for a logic "1" and 0.8 V for a logic "0".
- * All units in nanoseconds (ns).
- † Timings are preliminary and subject to change.




Figure 16. External I/O or Memory Read/Write



Additional Timing Table

			Z862	21/L	Z86	21 A	
No	Symbol	Paramter	Min	Max	Min	Max	Notes*†
1	TpC	Input Clock Period	125	1000	83	1000	1
2	TrC, TfC	Clock Input Rise And Fall Times		25		15	1
3	TwC	Input Clock Width	37		26		1
4	TwTinL	Timer Input Low Width	100		70		2
5—	TwTinH	—Timer Input High Width———	3TpC		3TpC		2
6	TpTin	Timer Input Period	8TpC		8TpC		2
7	TrTin,TfTin	Timer Input Rise And Fall Times		100		100	2
8a	TwIL	Interrupt Request Input Low Time	100		70		2,3
8b	TwIL	Interrupt Request Input Low Time	3TpC		3TpC		2,4
9	TwIH	Interrupt Request Input High Time	3TpC		3TpC		2,3

- 1. Clock timing references uses 3.8 V for a logic "1" and 0.8 V for a logic "0".
- 2. Timing reference uses 2.0 V for a logic "1" and 0.8 V for a logic "0".
- 3. Interrupt request via Port 3 (P3₁-P3₃).
- 4. Interrupt request via Port 3 (P3₀).
- * Units in nanoseconds (ns).
- † Timings are preliminary and subject to change.




Figure 17. Additional Timing

Handshake Timing

				Z8621/L		Z8621A	
No	Symbol	Paramter	Min	Max	Min	Мах	Notes*†
1	TsDI(DAV)	Data In Setup Time	0		0		
2	ThDI(DAV)	Data In Hold Time	230		160		
3	TwDAV	Data Available Width	175		120		
4	TdDAVIf(RDY)	DAV ↓ Input to RDY ↓ Delay		175		120	1,2
5	-TdDAVOf(RDY)-	—DAV ↓ Output to RDY ↓ Delay——	0-		0-		1,3
6	TdDAVIr(RDY)	DAV ↑ Input to RDY ↑ Delay		175		120	1,2
7	TdDAV0r(RDY)	DAV ↑ Output to RDY ↑ Delay	0		0		1,3
8	TdDO(DAV)	Data Out to DAV ↓ Delay	50		30		l
9	TdRDY(DAV)	Rdy ↓ Input to DAV ↑ Delay	0	200	0	140	1

- 1. Test Load 1
- 2. Input handshake
- 3. Output handshake
- 4. All timing regerences use 2.0 V for a logic "1" and 0.8 V for a logic "0".

 * Units in nanoseconds (ns).
- † Timings are preliminary and subject to change.




Figure 18a. Input Handshake




Figure 18b. Output Handshake



Clock-Cycle-Time-Dependent Characteristics

		Z8621/L	Z8621A
Number	Symbol	Equation	Equation
1	TdA(AS)	TpC-75	TpC-50
2	TdAS(A)	TpC-55	TpC-40
3	TdAS(DR)	4TpC-140*	4TpC-110*
4	TwAS	TpC-45	TpC-30
6	TwDSR	3TpC-125*	3TpC-65*
7	TwDSW	2TpC-90*	2TpC-55*
8	TdDSR(DR)	3TpC-175*	3TpC-120*
10	Td(DS)A	TpC-55	TpC-40
11	TdDS(AS)	TpC-55	TpC-30
12	TdR/W(AS)	TpC-75	TpC-55
13	TdDS(R/W)	TpC-65	TpC-50
14	TdDW(DSW)	TpC-75	T _P C-50
15	TdDS(DW)	TpC-55	TpC-40
16	TdA(DR)	5TpC-215*	5TpC-160*
17	TdAS(DS)	TpC-45	TpC-30

 $^{^{\}star}$ Add 2TpC when using extended memory timing

Ordering Information

Гуре	Package	Temp.	Clock	Description
Z8621 B1	Plastic	0/+70°C		8K ROM Microcomputer
Z8621 B6	Plastic	−40/+85°C		
Z8621 D1	Ceramic	0/+70°C		
Z8621 D6	Ceramic	-40/±+85°C	8 MHz	
Z8621 C1	Plastic Chip Carrier	0/+70°C	O MINZ	
Z8621 C6	Plastic Chip Carrier	−40/+85°C		
Z8621 K1	Ceramic Chip Carrier	0/+70°C		
Z8621 K6	Ceramic Chip Carrier	-40/+85°C		
Z8621A B1	Plastic	0/+70°C		
8621A B6	Plastic	-40/+85°C		
Z8621A D1	Ceramic	0/+70°C		
28621A D6	Ceramic	-40/+85°C	12 MHz	
Z8621A C1	Plastic Chip Carrier	0/+70°C	12 MHZ	
28621 A C6	Plastic Chip Carrier	−40/+85°C		
28621A K1	Ceramic Chip Carrier	0/+70°C		
Z8621A K6	Ceramic Chip Carrier	-40/+85°C	'	
Z8621L B1	Plastic	0/+70°C		8K ROM Microcomputer
8621L B6	Plastic	−40/+85°C		Low Power version
Z8621L D1	Ceramic	0/+70°C		
Z8621L D6	Ceramic	-40/+85°C €	8 MHz	
28621L C1	Plastic Chip Carrier	0/+70°C	8 MINZ	
Z8621L C6	Plastic Chip Carrier	-40/+85°C		
Z8621L K1	Ceramic Chip Carrier	0/+70°C		
Z8621L K6	Ceramic Chip Carrier	−40/+85°C		



Z8 BASIC/Debug Interpreter

- The Z8671 MCU is a complete microcomputer preprogrammed with a BASIC/Debug interpreter. Interaction between the interpreter and its user is provided through an on-board UART.
- BASIC/Debug can directly address the Z8671's internal registers and all external memory. It provides quick examination and modification of any external memory location or I/O port.
- The BASIC/Debug interpreter can call machine language subroutines to increase execution speed.
- The Z8671's auto start-up capability allows a program to be executed on power-up or Reset without operator intervention.
- Single + 5 V power supply all I/O pins TTL-compatible.
- Available in 8 MHz version.

General Description

The Z8671 Single-Chip Microcomputer (MCU) is one of a line of preprogrammed chips—in this case with a BASIC/Debug interpreter in ROM-offered by SGS. As a member of the Z8 Family of microcomputers, it offers the same abundance of resources as the other Z8 microcomputers.

Because the BASIC/Debug interpreter is already part of the chip circuit, programming is made much easier. The Z8671 MCU thus offers a combination of software and hardware that is ideal for many industrial applications. The Z8671 MCU allows fast hardware tests and bit-by-bit examination and modification of memory location, I/O ports, or registers. It also allows bit manipulation and logical operations. A self-contained line editor supports interactive debugging, further speeding up program development.

The BASIC/Debug interpreter, a subset of Dartmouth BASIC, operates with three kinds of memory: on-chip registers and external ROM or RAM. The BASIC/Debug interpreter is located in the 2K bytes of on-chip ROM.

Aditional features of the Z8671 MCU include the ability to call machine language subrotines to increase execution speed and the ability to have a program execute on power-up or Reset, without operator intervention.

Maximum memory addressing capabilities include 62K bytes of external program

memory and 62K bytes of data memory with program storage beginning at location 800 hex. This provides up to 124K bytes of useable memory space. Very few 8-bit microcomputers can directly access this amount of memory.

Each Z8671 Microcomputer has 32 I/O lines, a 144-byte register file, an on-board UART, and two counter/timers.





Figure 1. Logic Function

General Description (Continued)



RESET [NC R/W þ P24 DS C þ P23 P22 AS [þ P35 🛘 35 þ P2₁ GND [Z8671 þ P20 P3₃ P3 2 13 33 6 PO₀ □ 32 P3₄ P01 [AD7 P02 T þ AD₆ N C 17 AD₅ h PO3 PO4 PO5 PO7 AD0 AD1 AD2 AD3

Figure 2a. Pin Configuration

Figure 2b. Chip Carrier Pin Configuration




Figure 3. Functional Block Diagram



Architecture

Z8671 architecture is characterized by a flexible I/O scheme, and efficient register and address space structure, and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z8671 fulfills this with 32 pins dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/data bus for interfacing external memory.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the Z8671 can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer

to a microprocessor that can address 124K bytes of external memory.

Three basic address spaces are available to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The 144-byte random-access register file is composed of 124 general-purpose registers, four I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.

Pin Description

AS Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addressess output via Port 1 for all external program or data memory transfers are valid at the trailing edge of AS. Under program control, AS can be placed in the highinpedance state along with Ports 0 and 1, Data Strobe and Read/Write.

DS. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

P0₀-P0₇. I/O Port Lines (input/output, TTL compatible). 8 lines Nibble Programmable that can be configured under program control for I/O or external memory interface.

Pl₀-Pl₇. I/O Port Lines (input/output, TTL compatible). 8 lines Byte Programmable that can be configured under program control for I/O or multiplexed address (A_0-A_7) and data (D_0-D_7) lines used to interface with program/data memory.

P2₀-P2₇. I/O Port Lines (input/output, TTL compatible). 8 lines Bit Programmable. In addition they can be configured to provide open-drain outputs.

P3₀-P3₄. Input Port Lines (TTL compatible). They can also configured as control lines.

P35-P37. Output Port Lines (TTL compatible). They can also configured as control lines.

RESET. Reset (input, active Low). RESET inizializes the Z8671. When RESET is deactivated, program execution begins from internal program location 000C_H.

 $\mathbf{R}/\overline{\mathbf{W}}$. Read/Write (output). R/ $\overline{\mathbf{W}}$ is Low when the Z8671 is writing to external program or data memory.


XTAL1. XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel-resonant crystal (8 or 12 MHz maximum) or an external single—phase clock (8 or 12 MHz maximum) to the on-chip clock oscillator and buffer.

Address Spaces

Program Memory. The Z8671's 16-bit program counter can address 64K bytes of program memory space. Program memory consists of 2K bytes of internal ROM and up to 62K bytes of external ROM, EPROM, or RAM. The first 12 bytes of program memory are reserved for interrupt vectors (Figure 4). These locations contain six 16-bit vectors that correspond to the six available interrupts. The BASIC/Debug interpreter is located in the 2K bytes of intenal ROM. The interpreter begins at address 12 and extends to 2047.

Data Memory. The Z8671 can address up to 62K bytes of external data memory beginning at location 2048 (Figure 5). External data memory may be included with, or separated from, the external program memory space. $\overline{\rm DM}$, an optional I/O function that can be programmed to appear on pin P3₄, is used to distinguish data and program memory space.

Register File. The 144-byte register file may be accessed by BASIC programs as memory locations 0-127 and 240-255. The register






Figure 5. Data Memory Map




Figure 4. Programm Memory Map

		IDENTIFIERS
255	STACK POINTER (BITS 7-0)	SPL
254	STACK POINTER (BITS 15-8)	SPH
253	REGISTER POINTER	RP
252	PROGRAM CONTROL FLAGS	FLAGS
251	INTERRUPT MASK REGISTER	IMR
250	INTERRUPT REQUEST REGISTER	IRQ
249	INTERRUPT PRIORITY REGISTER	IPR
248	PORTS 0-1 MODE	P01M
247	PORT 3 MODE	P3M
246	PORT 2 MODE	P2M
245	TO PRESCALER	PRE0
244	TIMER/COUNTER 0	TO
243	T1 PRESCALER	PRE1
242	TIMER/COUNTER 1	T1
241	TIMER MODE	TMR
240	SERIAL I/O	sio
	NOT IMPLEMENTED	

Figure 6. Control and Status Registers



Address Spaces (Continued)

The BASIC/Debug Interpreter uses many of the general-purpose registers as pointers, scratch workspace, and internal variables. Consequently, these registers cannot be used by a machine language subroutine or other user programs. On power-up/Reset, BASIC/Debug searches for external RAM memory and checks for an auto start-up program. In a non-destructive method, memory is tested at relative location xxFD(hex). When BASIC/Debug discovers RAM in the system, it initializes the pointer registers to mark the boundaries between

areas of memory that are assigned specific uses. The top page of RAM is allocated for the line buffer, variable storage, and the GOSUB stack. Figure 7a illustrates the contents of the general-purpose registers in the Z8671 system with external RAM. When BASIC/Debug tests memory and finds no RAM, it uses an internal stack and shares register space with the input line buffer and variables. Figure 7b illustrates the contents of the general-purpose registers in the Z8671 system without external RAM.

127	
64	EXPRESSION EVALUATION STACK
63	FREF
34 33 32	COUNTER
31	USED INTERNALLY
30	SCRATCH
29 28	POINTER TO CONSTANT BLOCK
27 24	USED INTERNALLY
23	LINE NUMBER
21 20	ARGUMENT FOR SUBROUTINE
19 18	ARGUMENT/ROUTINE FOR SUBROUTINE CALL
17 16	SCRATCH
15 14	POINTER TO INPUT LINE BUFFER
13 12	POINTER TO END OF LINE BUFFER
11	POINTER TO STACK BOTTOM
9	ADDRESS OF USER PROGRAM
7	POINTER TO GOSUB STACK
5	POINTER TO END OF PROGRAM
3	I/O PORTS
0 (

Figure 7a. General-Purpose Registers with External RAM

104	SHARED BY EXPRESSION STACK AND LINE BUFFER
103	GOSUB
86	STACK
85	SHARED BY GOSUB AND VARIABLES
64 63	AND VARIABLES
34	VARIABLES
33	FREE, AVAILABLE FOR USR ROUTINES
32	COUNTER
31	USED INTERNALLY
30	SCRATCH
29	POINTER TO
28	CONSTANT BLOCK
27	USED INTERNALLY
23	LINE NUMBER
21	ARGUMENT FOR
20	SUBROUTINE CALL
19	ARGUMENT/RESULT FOR
18	SUBROUTINE CALL
17 16	SCRATCH
15	POINTER TO NEXT
14	CHARACTER
13	POINTER TO LINE BUFFER
11	POINTER TO GOSUB
10	. 0
9	POINTER TO BASIC PROGRAM
8	PROGRAM
6	POINTER TO GOSUB
. 5	FREE
3	VO PORTS
0	

Figure 7b. General-Purpose Registers without External RAM

Address Spaces (Continued)

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between location 2048 and 65535. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).

Register Addressing. Z8671 instructions can access registers directly or indirectly with an 8-bit address field. The Z8671 also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into nine working-register groups, each group consisting of 16 continguous registers (Figure 8). The Register Pointer addresses the starting location of the active working-register group.




Figure 8. The Register Pointer

Program Execution

Automatic Start-up. The Z8671 has an automatic start-up capability which allows a program stored in ROM to be executed without operator intervention. Automatic execution occurs on power-on or Reset when the program is stored at address 1020 (hex).

Execution Modes. The Z8671's BASIC/Debug Interpreter operates in two execution modes: Run and Immediate. Programs are edited

and interactively debugged in the Immediate mode. Some BASIC/Debug commands are used almost exclusively in this mode. The Run mode is entered from the Immediate mode by entering the command RUN. If there is a program in RAM, it is executed. The system returns to the Immediate mode when program execution is complete or interrupted by an error.

Interactive Debugging

Interactive debugging is accomplished with the self-contained line editor which operates in the Immediate mode. In addition to changing program lines, the editor can correct an immediate command before it is executed. It also allows the correction of typing and other errors as a program is entered.

BASIC/Debug allows interruptions and changes during a program run to correct

errors and add new instructions without disturbing the sequential execution of the program. A program run is interrupted with the use of the escape key. The run is restarted with a GOTO command (followed by the appropriate line number) after the desired changes are entered. The same procedure is used to enter corrections after BASIC/Debug returns an error.

Command	ds		
keywords.	Debug recognizes 15 command For detailed instructions of usage, refer to the BASIC/Debug		from the operator. IN uses any values left in the buffer first, then requests new data.
software n	nanual.	LET	LET assigns the value of an
GO	The GO command unconditionally branches to a machine language		expression to a variable or memory location.
	subrotine. This statement is similar to the USR function except that no value is returned by the assembly language routine.	LIST	This command is used in the interactive mode to generate a listing of program lines stored in memory on the terminal device.
GOSUB	GOSUB unconditionally branches to a subroutine at a line number specified by the user.	NEW	The NEW command resets pointer R10-11 to the beginning of user memory, thereby marking the
GOTO	GOTO unconditionally changes the sequence of program		space as empty and ready to store a new program.
	execution (branches to a line number).	PRINT	PRINT lists its arguments, which may be text messages or
IF/THEN	This commands is used for conditional operations and		numerical values, on the output terminal.
	branches.	REM	This command is used to insert
INPUT/IN	These commands request information from the user with the	112111	explanatory messages into the program.
	prompt "?", then read the input values (which must be separated by commas) from the keyboard,	RETURN	This command returns control to the line following a GOSUB statement.
	and store them in the indicated variables. INPUT discards any values	RUN	RUN initiates sequential execution of all instructions in the current
· · · · · · · · · · · · · · · · · · ·	remaining in the buffer from previous IN, INPUT, or RUN statements, and requests new data	STOP	program. STOP ends program execution and clears the GOSUB stack.

Functions

BASIC/Debug supports two functions: AND and USR.

The AND function performs a logical AND. It can be used to mask, turn off, or isolate bits. This function is used in the following format:

AND (expression, expression)

The two expressions are evaluated, and their bit patterns are ANDed together. If only one value is included in the parentheses, it is ANDed with itself. A logical OR can also be performed by complementing the AND function. This is accomplished by subtracting each expression from -1. For example, the function below is equivalent to the OR of A and B.

-1 - AND(-1 - A, -1 - B)

The USR function calls a machine language subroutine and returns a value. This is useful for applications in wich a subroutine can be performed more quickly and efficiently in machine language than in BASIC/Debug.

The address of the first instruction of the subroutine is the first argument of the USR function. The address can be followed by one or two values to be processed by the subroutine. In the following example, BASIC/Debug executes the subroutine located at address 2000 using values literal 256 and variable C.

USR(%2000,256,C)

The resulting value is stored in Registers 18-19.

Serial Input/Output


Port 3 lines $P3_0$ and $P3_7$ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0, with a maximum rate of 62.5K bit/second for 8MHz, and a maximum rate of 94.8K bit/second for 12MHz parts.

The Z8671 automatically adds a start bit and two stop bits to transmitted data (Figure 9). Odd parity is also available as an option. Eight data bits are always transmitted, regardless of parity selection. If parity is enabled, the eighth data bit is used as the odd parity bit. An interrupt request (IRQ₄) is generated on all transmitted characters.

Received data must have a start bit, eight data bits, and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ_3 interrupt request.


Transmitted Data

(No Parity)




Transmitted Data

(With Parity)



Received Data (No Parity)



Received Data

(With Parity)




Figure 9. Serial Data Formats



I/O Ports

The Z8671 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 1 can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port 1 may be placed under handshake control. In this configuration, Port 3 lines P3₃ and P3₄ are used as the handshake controls RDY₁ and DAV₁ (Ready and Data Available).

Memory locations greater than 2048 are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port 1 can be placed in the high-impedance state along with Port 0, $\overline{\text{AS}}$, $\overline{\text{DS}}$ and R/\overline{W} , allowing the Z8671 to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning P3₃ as a Bus Acknowledge input and P3₄ as a Bus Request output.




Figure 10a. Port 1

Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines

 $P3_2$ and $P3_5$ are used as the handshake controls \overline{DAV}_0 and RDY_0 . Handshake signal assignment is dictated by the I/O direction of the upper nibble $P0_4$ - $P0_7$.

For external memory references, Port 0 can provide address bits A_8 - A_{11} (lower nibble) or A_8 - A_{15} (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing. When Port 0 nibbles as defined as address bits, they can be set to the high-impedance state along with Port 1 and the control signals \overline{AS} , \overline{DS} and R/W.




Figure 10b. Port 0

Port 2 bits can be programmed independently as input or output. The port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines P3₁ and P3₆ are used as the handshake controls lines $\overline{\text{DAV}}_2$ and RDY₂. The handshake signal assignment for Port 3 lines P3₁ and P3₆ is dictated by the direction (input or output) assigned to bit 7 of Port 2.




Figure 10c. Port 2



I/O Ports (Continued)

Port 3 lines can be configured as I/O or control lines. In either case, the direction of the eight lines is fixed as four input (P3₀-P3₃) and four output (P3₄-P3₇). For serial I/O, lines P3₀ and P3₇ are programmed as serial in and serial out respectively.

Port 3 can also provide the following control functions: handshake for Port 0, 1 and 2 (DAV and RDY); four external interrupt request signals (IRQ₀-IRQ₃); timer input and output signals (T_{IN} and T_{OUT}) and Data Memory Select (DM).




Figure 10d. Port 3

Counter/Timers

The Z8671 contains two 8-bit programmable counter/timers (T_0 and T_1), each driven by its own 6-bit programmable prescaler. The T_1 prescalers can be driven by internal or external clock sources; however, the T_0 prescaler is driven by the nternal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request—IRQ4 (T₀) or IRQ5 (T₁)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode) or to automatically reload

the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T_1 is user-definable; it can be either the internal microprocessor clock (4 MHz maximum for the 8 MHz device and 6 MHz maximum for the 12 MHz device) divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock, a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T_0 output to the input of T_1 . Port 3 line $P3_6$ also serves as a timer output (T_{OUT}) through which T_0 , T_1 or the internal can be output.

Interrupts

The Z8671 allows six different interrupts from eight sources: the four Port 3 lines P3₀-P3₃, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z8671 interrupts are vectored; however, the internal UART operates in a polling fashion. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

The BASIC/Debug Interpreter does not process interrupts. Interrupts are vectored through locations in internal ROM which point to addresses 1000-1011 (hex). To process interrupts, jump instructions can be entered to the interrupt handling routines at the appropriate addresses as shown in Table 1.

Address (hex)	Contains Jump Instruction and Sobroutine Address for:
1000-1002	IRQ ₀
1003-1005	IRQ ₁
1006-1008	IRQ_2
1009-100B	IRQ3
100C-100E	IRQ_4
100F-1011	IRQ ₅

Table 1. Interrupt Jump instruction

Clock

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended

capacitance ($C_L \le 15$ pF maximum) from each pin to ground. The specifications for the crystal are as follows:

- AT cut, parallel resonant
- Fundamental type, 8 MHz maximum
- Series resistance, $R_s \leq 100 \Omega$



Instruction Set Notation

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary. IRR Indirect register pair or indirect working-

register pair address

Irr Indirect working-register pair only

X Indexed addressDA Direct addressRA Relative address

IM Immediate
 R Register or working-register address
 r Working-register address only

r Working-register address only
IR Indirect-register or indirect working-

register address

Ir Indirect working-register address only
RR Register pair or working register pair address

Symbols. The following symbols are used in describing the instruction set.

dst Destination location or contents
src Source location or contents
cc Condition code (see list)

@ Indirect address prefix

SP Stack pointer (control registers 254-255)

PC Program counter

FLAGS Flag register (control register 252)
RP Register pointer (control register 253)

IMR Interrupt mask register (control register 251)

Assignment of a value is indicated by the symbol \vdash For example.

dst ← dst + src

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr(n)" is used to refer to bit "n" of a given location. For example,

det (7)

refers to bit 7 of the destination operand.

Flags. Control Register R252 contains the following six arithmetical falgs plus two user selectable flags:

C Carry falg
Z Zero flag CZSVDHF2F1
S Sign flag

 $egin{array}{ll} V & & {
m Overflow \ flag} \ D & & {
m Decimal-adjust \ flag} \ H & {
m Half-carry \ flag} \end{array} \hspace{0.2cm} F1 \ F2 \end{array}
ight\} \ {
m user \ flags}$

Affected flags are indicated by:

O Clared to zero
Set to one

Set to oneSet or cleared according to operation

UnaffectedWurdefined


Conditions Codes

Value	Mnemonic	Meaning	Flags Set
1000		Always true	
0111	C	Carry	C = 1
1111	NC	No carry	C = 0
0110	Z	Zero	Z = 1
1110	NZ	Not zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not equal	Z = 0
1001	GE	Greater than or equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater than	[Z OR (S XOR V)] = 0
0010	LE	Less than or equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned greater than or equal	C = 0
0111	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1
0000		Never true	

Instruction Formats



One-Byte Instructions



Two-Byte instruction

Three-Byte instruction

Figure 11. Instruction Formats





Instruction Summary

Instruction	Addr	Mode	Opcode	Fle	αg	s A	lffe	ect	ed
and Operation	dst	src	Byte (Hex)	C	Z	S	٧	D	Н
ADC dst,src dst - dst + src + C	(Note	e l)	10	*	*	*	*	0	*
ADD dst,src dst - dst + src	(Note	e l)	0□	*	*	*	*	0	*
AND dst,src dst dst AND src	(Note	e l)	5□	-	*	*	0	-	-
CALL dst SP + SP - 2 @SP + PC; PC + d	DA IRR st		D6 D4	-	-	-	-	-	_
CCF C - NOT C			EF	*	-	-	-	-	-
CLR dst dst - 0	R IR		B0 B1	-	-	-	-	-	-
COM dst dst - NOT dst	R IR	<u></u>	60 61		*	*	0	_	-
CP dst,src dst - src	(Note	÷ 1)	A□	*	*	*	*	-	
DA dst dst ← DA dst	R IR		40 41	*	*	*	X	-	-
DEC dst dst - dst - 1	R IR		00 01	_	*	*	*	-	-
DECW dst dst - dst - 1	RR IR		80 81	-	*	*	*	_	-
DI IMR (7) + 0			8F	_	_	_	_	_	_
DJNZ r,dst $r \leftarrow r - 1$ if $r \neq 0$	RA		rA r=0-F	-	-	-	-	-	-
PC ← PC + dst Range: +127, -128									
EI IMR (7) ← 1			9F	-	_	_	-	_	_
INC dst dst dst + 1	r R IR		rE r=0-F 20 21	_	*	*	*	_	-
INCW dst dst - dst + 1	RR IR		A0 A1	_	*	*	*	_	-
IRET FLAGS - @ SP; SP PC - @ SP; SP - SI	← SP +	- 1 IMR (7	BF) ← 1	*	*	*	*	*	*

Instruction	Addr	Mode	Opcode	Flags Affected
and Operation	dst	src	Byte (Hex)	CZSVDH
JP cc,dst if cc is true PC - dst	DA IRR		cD c=0-F 30	
IR cc,dst if cc is true, PC ← PC + dst Range: +127, -128	RA		cB c=0-F	
LD dst,src dst src	r R r X r Ir R R	Im R r X r Ir r R IR IM	rC r8 r9 r = 0-F C7 D7 E3 F3 E4 E5 E6	
LDC dst,src	IR IR r	Im R Irr	E7 F5 C2	
dst − src LDCI dst,src dst − src r − r + 1; rr − rr +	Irr Ir Irr	r Irr Ir	D2 C3 D3	·
LDE dst,src dst - src	r Irr	Irr r	82 92	
LDEI dst,src dst - src r - r + 1; rr - rr +	Ir Irr Ir	Irr Ir	83 93	
NOP			FF	
OR dst,src dst - dst OR src	(Note	÷ 1)	4□	- * * 0
POP dst dst ← @ SP SP ← SP + 1	R IR		50 51	
PUSH src SP - SP - 1; @SP -	- src	R IR	70 71	
RCF C - 0			CF	0
RET PC - @ SP; SP - S	P + 2		AF	
RL dst] R IR		90 91	* * * *





Instruction Summary (Continued)

Instruction	Addr Mode	Opcode	Flags Affected					
and Operation	dst src	Byte (Hex)	С	Z	s	V	D	H
RLC dst	R IR	10 11	*	*	*	*	_	-
RR dst	R IR	E0 E1	. *	*	*	*	-	-
RRC dst	R IR	C0 C1	*	*	*	*	-	_
SBC dst,src dst - dst - src - C	(Note 1)	3□	*	*	*	*	1	*
SCF C - 1		DF	1	-	-	-	-	_
SRA dst	R IR	D0 D1	*	*	*	0	-	_

Instruction	Addr 1	Mode	Opcode	Flags Affected						
and Operation	dst	STC	Byte (Hex)	C	Z	S	V	D	H	
SRP src RP - src		Im	31	_	-	-	_	-	_	
SUB dst,src dst - dst - src	(Note	e l)	2□	*	*	*	*	1	*	
SWAP dst	R IR		F0 F1	Х	*	*	Х	_	-	
TCM dst,src (NOT dst) AND src	(Note	1)	6□	-	*	*	0	-	_	
TM dst, src dst AND src	(Note	1)	7□	-	*	*	0	-	~	
XOR dst,src dst — dst XOR src	(Note	: 1)	. B□	-	*	*	0	_	-	

Note 1

These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a \Box in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Addr	Mode	Lower
dst	src	Opcode Nibble
r	r	2
r	Ir	3
R	R	4
R	IR	5
R	IM	6
IR	IM	7




Registers

R240 SIO Serial I/O Register (F0_H; Read/Write) D₁ D₆ D₆ D₇ D₂ D₁ D₀

R241 TMR Timer Mode Register


SERIAL DATA (Do = LSB)

(Fl_H; Read/Write)



R242 T1 Counter Timer 1 Register


(F2_H; Read/Write)



R243 PRE1

Prescaler 1 Register


(F3_H; Write Only)



R244 T0

Counter/Timer 0 Register


(F4_H; Read/Write)



R245 PRE0

Prescaler 0 Register


(F5_H; Write Only)



R246 P2M

Port 2 Mode Register

(F6H; Write Only)



R247 P3M

Port 3 Mode Register

(F7H; Write Only)





Figure 12. Control Registers

Registers (Continued)

R248 P01M

Port 0 and 1 Mode Register


(F8_H; Write Only)



R252 FLAGS

Flag Register


(FC_H; Read/Write)



R249 IPR


Interrupt Priority Register

(F9_H; Write Only)



R253 RP Register Pointer


(FD_H; Read/Write)



R250 IRQ

Interrupt Request Register


(FA_H; Read/Write)



R254 SHP

Stack Pointer


(FE_H; Read/Write)



R251 IMR

Interrupt Mask Register

(FB_H; Read/Write)



R255 SPL Stack Pointer

(FF_H; Read/Write)




Figure 12. Control Registers (Continued)

Орс	ode	Мар						Low	er Nibbl	e (Hex)							
		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
	0	6,5 DEC R ₁	6,5 DEC IR ₁	6, 5 ADD 11, 12	6,5 ADD r ₁ , Ir ₂	10, 5 ADD R ₂ , R ₁	10, 5 ADD IR ₂ , R ₁	10, 5 ADD R ₁ , IM	10,5 ADD IR ₁ , IM	6,5 LD r1, R2	6,5 LD r ₂ , R ₁	12/10,5 DJNZ r ₁ , RA	12/10,0 JR cc, RA	6,5 LD r1,1M	12/10,0 JP cc, DA	6,5 INC 11	
	1	RLC R ₁	6, 5 RLC IR ₁	6, 5 ADC r1, r2	6, 5 ADC 11, Ir2	10, 5 ADC R ₂ , R ₁	10, 5 ADC IR ₂ , R ₁	10, 5 ADC R ₁ , IM	10, 5 ADC IR 1, IM								
	2	6,5 INC R ₁	6, 5 INC IR 1	6, 5 SUB r1, r2	6, 5 SUB r1, Ir2	10, 5 SUB R ₂ , R ₁	10, 5 SUB IR ₂ , R ₁	10,5 SUB R ₁ ,IM	10, 5 SUB IR 1, IM								
	3	8,0 JP IRR ₁	6, 1 SRP IM	6, 5 SBC r1, r2	6, 5 SBC r1, Ir2	10, 5 SBC R ₂ , R ₁	10, 5 SBC IR ₂ , R ₁	10, 5 SBC R ₁ , IM	10,5 SBC IR ₁ , IM								
	4	8, 5 DA R ₁	8,5 DA IR ₁	6, 5 OR r1, r2	6, 5 OR r1, Ir2	10, 5 OR R ₂ , R ₁	10, 5 OR IR ₂ , R ₁	10, 5 OR R ₁ , IM	10,5 OR IR ₁ ,IM								
	5	10, 5 POP R ₁	10, 5 POP IR ₁	6, 5 AND 11, 12	6, 5 AND r1, Ir2	10, 5 AND R ₂ , R ₁	10, 5 AND IR ₂ , R ₁	10,5 AND R ₁ , IM	10,5 AND IR ₁ , IM								
Hex)	6	6,5 COM R ₁	6,5 COM IR ₁	6, 5 TCM 11, 12	6,5 TCM r1, Ir2	10, 5 TCM R ₂ , R ₁	10,5 TCM IR ₂ , R ₁	10, 5 TCM R ₁ , IM	10,5 TCM IR ₁ ,IM								
Upper Nibble (Hex)	7	10/12, 1 PUSH R ₂	12/14, 1 PUSH IR ₂	6,5 TM r ₁ , r ₂	6,5 TM r ₁ , Ir ₂	10, 5 TM R ₂ , R ₁	10,5 TM IR ₂ , R ₁	10,5 TM R ₁ ,IM	10,5 TM IR ₁ , IM								
Upper	8	DECW RR1	10,5 DECW IR ₁	12,0 LDE r ₁ , Irr ₂	18,0 LDEI Ir1, Irr2												6, 1 DI
	9	6, 5 RL R ₁	6,5 RL IR ₁	12,0 LDE r2,Irr1	18,0 LDEI Ir2,Irr1												6, 1 EI
	Ā	10,5 INCW RR1	10,5 INCW IR ₁	6, 5 CP r ₁ , r ₂	6, 5 CP r ₁ , Ir ₂	10, 5 CP R ₂ , R ₁	10, 5 CP IR ₂ , R ₁	10,5 CP R ₁ ,IM	10,5 CP IR ₁ ,IM								14,0 RET
	В	6, 5 CLR R ₁	6,5 CLR IR ₁	6, 5 XOR 11, 12	6,5 XOR r ₁ , Ir ₂	10,5 XOR R ₂ , R ₁	10,5 XOR IR ₂ , R ₁	10,5 XOR R ₁ , IM	10,5 XOR IR ₁ , IM								16,0 IRET
	c	6,5 RRC R ₁	6,5 RRC IR ₁	12, 0 LDC r ₁ , Irr ₂	18,0 LDCI Ir1, Irr2				10,5 LD r1, x, R2								6,5 RCF
	D	6, 5 SRA R ₁	6,5 SRA IR ₁	12,0 LDC r ₂ , Irr ₁	18,0 LDCI Ir2, Irr1	20,0 CALL* IRR1		20,0 CALL DA	10,5 LD r2, x, R ₁								6, 5 SCF
	E	6, 5 RR R ₁	6,5 RR IR ₁		6, 5 LD r1, IR2	10, 5 LD R ₂ , R ₁	10, 5 LD IR ₂ , R ₁	10,5 LD R ₁ , IM	10,5 LD IR ₁ , IM								6,5 CCF
	F	8, 5 SWAP R ₁	8,5 SWAP IR ₁		6,5 LD Ir ₁ , r ₂		10, 5 LD R ₂ , IR ₁			↓	↓	 	\		↓	<u> </u>	6, 0 NOP
	es per ruction		2		Op	ower boode	3	1				2		_	3		 ا
			1	Executio Cycl			Pipeline Cycles	, .					nd: 3-Bit Addr -Bit Addre				
			Upp Opcod Nibb	ie 🗪	- A (0, 5 CP 2, R ₁	- Mnemo	nic				R ₁ or R ₂ or	r ₁ = Dst . r ₂ = Src .	Address			
				Fir. Operan			Second Operano	1				Opco			d, Secon		
												HOTE	ine bla	ink areas	are not	aetined.	

^{*2-}byte instruction; fetch cycle appears as a 3-byte instruction



Absolute Maximum Ratings

Voltage on all pins with respect to GND . . . -0.3 V to +7.0 V Operating Ambient Temperature 0° C to $+70^{\circ}$ C Storage Temperature . . . -65° C to $+150^{\circ}$ C


Stresses greater than those listed under Absolute Maximum Ratings may cause permanet damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Standard Test Conditions

The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the

reference pin. Standard conditions are as follows:

- $+4.75 \text{ V} \leq \text{V}_{CC} \leq +5.25 \text{ V}$
- \blacksquare GND = 0 V
- 0°C ≤ +70°C








Figure 13. Test Load 1

Figure 15. TTL External Clock Interface Circuit
Figure 14. Test Load 2 (Both the clock and its complement are required)

DC Characteristics

Symbol	Parameter	Min	Max	Unit	Condition
$\overline{V_{\mathrm{CH}}}$	Clock input High Voltage	3.8	$v_{\rm cc}$	V	Driven by External Clock Generator
V_{CL}	Clock Input Low Voltage	-0.3	0.8	V	Driven by External Clock Generator
V_{IH}	Input High Voltage	2.0	$V_{\rm CC}$	V	
$V_{\rm IL}$	Input Low Voltage	-0.3	0.8	V	
V_{RH}	Reset Input High Voltage	3.8	$V_{\rm CC}$	V	
V_{RL}	Reset Input Low Voltage	-0.3	0.8	V.	
V_{OH}	Output High Voltage	2.4		V	$I_{OH} = -250 \ \mu A$
V_{OL}	Output Low Voltage		0.4	V	$I_{OL} = +2.0 \text{ mA}$
I_{IL}	Input Leakage	-10	10	μ A	$0 \text{ V} \le \text{ V}_{\text{IN}} \le +5.25 \text{ V}$
I_{OL}	Output Leakage	-10	10	μ A	$0 \text{ V} \le \text{V}_{\text{IN}} \le +5.25 \text{ V}$
I_{IR}	Reset Input Current		-50	μ A	$V_{CC} = +5.25 \text{ V}, V_{RL} = 0 \text{ V}$
I_{CC}	V _{CC} Supply Current		120	mA	
I_{MM}	V _{MM} Supply Current		10	mA	Power Down Mode
V _{MM}	Backup Supply Voltage	3	v_{cc}	V	Power Down

External I/O or Memory Read/Write

				Z8671			
No.	Symbol	Parameter	Min	Max	Notes*†		
1	TdA(AS)	Address Valid to AS ↑ Delay	50		1,2,3		
2	TdAS(A)	AS ↑ to Address Float Delay	70		1,2,3		
3	TdA(DS)	AS↑ to Read Data Required Valid		360	1,2,3,4		
4	TwAS	AS Low Width	80		1,2,3		
5	TdAz(DS)	Address Float to $\overline{\rm DS}\downarrow$	0		1		
6-	TwDSR	——————————————————————————————————————	250		- 1,2,3,4		
7	TwDSW	DS (Write) low Width	160		1,2,3,4		
8	TdDSR(DR)	DS ↓ to Read Data Required Valid		200	1,2,3,4		
9	ThDR(DS)	Read Data to DS ↑ Hold Time	0		1		
10	TdDS(A)	$\overline{\mathrm{DS}}$ ↑ to Address Active Delay	70		1,2,3		
11	TdDS(AS)	DS ↑ to AS ↓ Delay	70		1,2,3		
12-	TdR/W(AS)	—R/W Valid to AS↑ Delay————	50		- 1,2,3		
13	TdDS(R/W)	DS ↑ to R/W Not Valid	60		1,2,3		
14	TdDW(DSW)	Write Data Valid to DS (Write)↓ Delay	50		1,2,3		
15	TdDS(DW)	DS ↑ to Write data Not Valid Delay	70		1,2,3		
16	TdA(DR)	Address valid to Read Data Required Valid		410	1,2,3,4		
17	TdAS(DS)	ĀS↑ to DS↓ Delay	80		1,2,3		

- 1. Test Load 1
- Timing numbers given are for minimum TpC
 Also see clock cycle time dependent characteristics
- table.
 4. When using extended memory timing add 2 TpC.
- 5. All timing references use 2.0 V for a logic "I" and 0.8 for a logic "0".
- * All units in nanoseconds (ns).
- † All timings are preliminary and subject to change.




Figure 15. External I/O or Memory Read/Write

Additional Timing

			Z867	71	
No.	Symbol	Parameter	Min	Max	Notes*†
1	TpC	Input Clock Period	125	1000	1
2	TrC,TfC	Clock Input Rise And Fall Times		25	1
3	TwC	Input Clock Width	37		1
4	TwTinL	Timer Input low Width	100		2
5	—TwTinH———	——Timer Input High Width————	3TpC-		- 2
6	TpTin	Timer Input Period	8TpC		2
7	TrTin,TfTin	Timer input Rise And Fall Times		100	2
8a	TwIL	Interrupt Request Input Low Time	100		2,3
a8	TwIL	Interrupt Request Input Low Time	3TpC		2,4
9	TwIH	Interrupt Request Input High Time	3TpC		2,3

NOTES:

- Clock timing references uses 3.8 V for a logic "1" and 0.8 V for a logic "0"
- Timing reference uses 2.0 V for a logic "1" and 0.8 V for a logic "0"
- 3. Interrupt request via Port 3 (P31-P33).
- 4. Interrupt request via Port 3 (P3₀).
- Units in nanoseconds (ns).
 All timings are preliminary and subject to change.




Figure 16. Additional Timing

Memory Port Timing

		Z8671			
No.	Symbol	Parameter	Min	Max	Notes*†
1	TdA(DI)	Address Valid to Data Input Delay		460	1,2
2	ThDI(A)	Data In Hold Time	Ö		1

NOTES:

- 1. Test Load 2
- 2. This is a Clock-Cycle-Dependent parameter. For clock frequencies other than the maximum, use the following formula: Z8671 = 5 TpC -165; Z8671-12 = 5 TpC -95

* Units are nanoseconds unless otherwise specified; timing are preliminary and subject to change.




Figure 17. Memory Port Timing

Handshake Timing

			Z8671		
No.	Symbol	Parameter	Min	Max	Notes*†
1	TsDI(DAV)	Data In Setup Time	0		
2	ThDI(DAV)	Data In Hold Time	230		
3	TwDAV	Data Available Width	175		
4	TdDAVIf(RDY)	DAV ↓ Input to RDY ↓ Delay		175	1,2
5	-TdDAVOf(RDY)-	—DAV ↓ Output to RDY ↓ Delay—————	0_		- 1,3
6	TdDAVIr(RDY)	DAV↑ Input to RDY↑ Delay		175	1,2
7	TdDAV0r(RDY)	DAV ↑Output to RDY ↑ Delay	0		1,3
8	TdDO(DAV)	Data Out to DAV ↓ Delay	50		1
9	TdRDY(DAV)	Rdy ↓ input to DAV ↑ Delay	0	200	1

- Test load 1
 Input handshake
- 3. Output handshake
- 4. All timing references use 2.0 V for a logic "1" and 0.8 V for a logic "0".
- * Units in nanoseconds (ns).
 † All timings are preliminary and subject to change.




Figure 17a. Input Handshake




Figure 17b. Output Handshake



Clock-Cycle-Time-Dependent Characteristics

	Z8671				
Number	Symbols	Equation			
1	TdA(AS)	TpC-75			
2	TdAS(A)	TpC-55			
3	TdAS(DR)	4TpC-140*			
4	TwAS	TpC-45			
6	TwDSR	3TpC-125*			
7	TwDSW	2TpC-90*			
8	TdDSR(DR)	3TpC-175*			
10	Td(DS)A	TpC-55			
11	TdDS(AS)	TpC-55			
12	TdR/W(AS)	TpC-75			
13	TdDS(R/W)	TpC-65			
14	TdDW(DSW)	TpC-75			
15	TdDS(DW)	TpC-55			
16	TdA(DR)	5TpC-215*			
17	TdAS(DS)	TpC-45			

^{*} Add 2TpC when using extended memory timing.

Ordering Information

Type		Package	Temp.	Clock	Description
Z8671 Z8671 Z8671 Z8671 Z8671 Z8671 Z8671 Z8671	B1 B6 D1 D6 C1 C6 K1	Plastic Plastic Ceramic Ceramic Plastic Chip Carrier Plastic Chip Carrier Ceramic Chip Carrier Ceramic Chip Carrier	0/+70°C -40/+85°C 0/+70°C -40/+85°C 0/+70°C -40/+85°C 0/+70°C -40/+85°C	8 MHz	Z8 Mask programmed with BASIC/Debug Interpreter



Z8 ROMless Microcomputer

- Complete microcomputer, 24 I/O lines, and up to 64K bytes of addressable external space each for program and data memory.
- 143-byte register file, including 124 general-purpose registers, three I/O port registers, and 16 status and control registers.
- Vectored, priority interrupts for I/O, counter/timers, and UART.
- On-chip oscillator that accepts crystal or external clock drive.

- Full-duplex UART and two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler.
- Register Pointer so that short, fast instructions can access any one of the nine working-register groups.
- Low-power standby option that retains contents of general-purpose registers.
- Single +5 V power supply-all I/O pins TTL compatible.
- Available in 8 and 12 MHz versions.
- Low Power version:
 - available 8 MHz
 - current consumption 80 mA.

General Description

The Z8681, Z8682 and Z8684 are ROMless versions of the Z8 single-chip microcomputer. The Z8682/4 are usually more cost effective. These products differ only slightly and can be used interchangeably with proper system design to provide maximum flexibility in meeting price and delivery needs. The Z8681/2/4 offers all the oustanding features of the Z8 family architecture except an on-chip program ROM. Use of external memory rather than a preprogrammed ROM enables this Z8 microcomputer to be used in low volume applications or where code flexibility is required.

The Z8681/2/4 can provide up to 16 output address lines, thus permitting an address space of up to 64K bytes of data or program memory. Eight address outputs (AD₀-AD₇) are provided by a multiplexed, 8-bit, Address/Data bus. The remaining 8 bits can be provided by the software configuration of Port 0 to output address bits A_8 - A_{15} .

Available address space can be doubled (up to 128K bytes for the Z8681, 124K bytes for the Z8682 and 120K bytes for the Z8684) by programming bit 4 of Port 3 (P3₄) to act as a data memory select output (DM).

The two states of DM together with the 16 address outputs can define separate data and memory address spaces of up to 64K/62K/60K bytes each.




Figure 1. Logic Function

General Description (Continued)

There are 143 bytes of RAM located onchip and organized as a register file of 124 general-purpose registers, 16 control and status registers, and three I/O port registers. This register file can be divided into nine groups of 16 working registers each. Configuring the register file in this manner allows the use of short format instructions; in addition, any of the individual registers may be accessed directly.




Figure 2a. DIP Pin Configuration




Figure 2b. Chip Carrier Pin Configuration

Architecture

Z8681/2/4 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z8681/2/4 fulfills this with 24 pins available for input and output. These lines are grouped into three ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an Address bus for interfacing external memory.

Three basic address space are available: program memory, data memory and the register file (internal). The 143-byte random-access register file is composed of 124 general-purpose registers, three I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.

Architecture (Continued)




Figure 3. Functional Block Diagram

Pin Description

 $\overline{\mathbf{AS}}$ Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of $\overline{\mathbf{AS}}$.

DS. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

P0₀-P0₇. I/O Port Lines (input/output, TTL compatible). 8 lines Nibble Programmable that can be configured under program control for I/O or external memory interface.

Pl₀-Pl₇. Address/Data Port (bidirectional). Multiplexed address (A_0 - A_7) and data (D_0 - D_7) lines used to interface with program and data memory.

P2₀-P2₇. I/O Port Lines (input/output, TTL compatible). 8 lines Bit Programmable.

In addition they can be configured to provide open drain outputs.

P3₀-P3₄. Input Port Lines (TTL compatible). They can also configured as control lines.

P3₅-P3₇. Output Port Lines (TTL compatible) They can also configured as control lines.

RESET.* Reset (input, active Low). RESET inizializes the Z8681/2/4. When RESET is deactivated, program execution begins from program location $000C_H$ for the Z8681, 0812_H for the Z8682 and 1012H for the Z8684.

 $\mathbf{R}/\overline{\mathbf{W}}$. Read/Write (output). R/ $\overline{\mathbf{W}}$ il Low when the Z8681/2/4 is writing to external program or data memory.

XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel-resonant crystal to the on-chip clock oscillator and buffer.

Summary of Z8681, Z8682 and Z8684 Differences

Feature	Z8681	Z8682	Z8684
Address of first instruction executed after Reset	12	2066	4114
Adressable memory space	0-64K	2K-64K	4K-64K
Address of interrupt vectors	0-11	2048-2065	4096-4113
Reset input high voltage	TTL levels*	7.35-8.0 V	7.35-8.0V
Port 0 configuration after Reset	Input, float after reset. Can be programmed as Address bits.	Output, configured as Address bits A ₈ -A ₁₅	Output, configured as Address bits A ₈ -A ₁₅
External memory timing start-up configurations	Extended Timing	Normal Timing	Normal Timing
Interrupt vectors	2 byte vectors point directly to service routines	2 byte vectors in internal ROM point to 3 byte Jump instructions, which point to service routines.	2 byte vectors in internal ROM point to 3 byte Jump instructions, which point to service routines.
Interrupt response time	26μsec	36µsec	36μsec

^{* 8.0} V V_{IN} max.

Address Spaces

Program Memory.* The Z8681/2/4 addresses 64K/62K/60K bytes of external program memory space (Figure 4).

For the Z8681, the first 12 bytes of program memory are reserved for the interrupt vectors. These location contain six 16-bit vectors that correspond to the six available interrupts. Program execution begins at location $000C_{\rm H}$ after a reset.

The Z8682 has six 24-bit interrupt vectors beginning at address 0800_H. The vectors consist of Jump Absolute instructions. After a reset, program execution begins at location 0812_H for the Z8682.

The Z8684 has six 24 bit interrupt vectors beginning at address $1000_{\rm H}$. The vectors consists of Jump Absolute instructions. After a reset, program execution begins at location $1012_{\rm H}$ for the Z8684.

Data Memory.* The Z8681/2/4 can address 64K/62K/60K bytes of external data memory. External data memory may be included with

or separated from the external program memory space. $\overline{\rm DM}$, an optional I/O function that can be programmed to appear on pin P3₄, is used to distinguish between data and program memory space.

Register File. The 143-byte register file includes three I/O port registers (R0, R2, R3), 124 general-purpose registers (R4-R127) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 5.

Z8681/2/4 instructions can access registers directly or indirectly with an 8-bit address field. This also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (Figure 5). The Register Pointer addresses the starting location of the active working-register group (Figure 6).

^{*}This feature differs in the Z8681, Z8682 and Z8684

Address Spaces (Continued)

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which

can reside anywhere in data memory. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).





Figure 4. Z8681/2/4 Program Memory Map

Address Spaces (Continued)



The upper nibble of the register file address provided by the register pointer specifies the active working-register group.

SPECIFIED WORKING-REGISTER GROUP

The lower nibble of the register file address provided by the register group.

The lower nibble of the register file address provided by provided by provided by the register.

Figure 5. The Register File

Figure 6. The Register Pointer

Serial Input/Output

Port 3 lines $P3_0$ and $P3_7$ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0, with a maximum rate of 62.5K bits/second at 8 MHz and 93.75K bits/second at 12 MHz.

The Z8681/2/4 automatically adds a start bit and two stop bits to transmitted data (Figure 7). Odd parity is also available as an option.


Eight data bits are always transmitted, regardless of parity selection. If parity is enabled, the eighth data bit is used as the odd parity bit. An interrupt request (IRQ_4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.

Serial Input/Output (Continued)


Transmitted Data

(No Parity)




Transmitted Data

(With Parity)



Received Data

(No Parity)



Received Data

(With Parity)




Figure 7. Serial Data Formats

Counter/Timers

The Z8681/2/4 contains two 8-bit programmable counter/timers (T_0 and T_1), each driven by its own 6-bit programmable prescaler. The T_1 prescaler can be driven by internal or external clock sources; however, the T_0 prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives is counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request – IRQ_4 (T_0) or IRQ_5 (T_1) – is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero

(single-pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T_1 is user-definable; it can be either the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock, a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T_0 output to the input of T_1 . Port 3 line $P3_6$ also serves as a timer output (T_{OUT}) through which T_0 , T_1 or the internal clock can be output.

I/O Ports

The Z8681/2/4 has 24 lines available for input and output. These lines are grouped into three ports of eight lines each and are configurable as input, output or address. Under software control, the ports can be programmed to provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 1 is a dedicated Z-BUS compatible memory interface. The operations of Port 1 are supported by the Address Strobe (\overline{AS}) and Data Strobe (\overline{DS}) lines, and by the Read/Write (R/\overline{W}) and Data Memory (\overline{DM}) control lines. The low-order program and data memory addresses $(A_0\text{-}A_7)$ are output through Port 1 (Figure 8) and are multiplexed with data in/out $(D_0\text{-}D_7)$. Instruction fetch and data memory read/write operations are done through this port.

Port 1 cannot be used as a register nor can a handshake mode be used with this port.

The Z8681, the Z8682 and the Z8684 wake up with the 8 bits of Port 1 configured as address outputs for external memory. If more than eight address line are required with the Z8681, additinal lines can be obtained by programming Port 0 bits as address bits. The least-significant four bits of Port 0 can be configured to supply address bits A_8-A_{11} for 4K byte addressing or both nibbles of Port 0 can be configured to supply address bits A_8-A_{15} for 64K byte addressing.

Z8681/2/4

PORT 1
(I/O OR ADQ-AD7
TO EXTERNAL
MEMORY

Figure 8. Port 1

Port 0* can be programmed as a nibble I/O port, or as an address port for interfacing external memory (Figure 9). When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines P3 $_2$ and P3 $_5$ are used as the handshake controls DAV $_0$ and RDY $_0$. Handshake signal assignment is dictated by the I/O direction of the upper nubble P0 $_4$ -P0 $_7$.

For external memory references, Port 0 can provide address bits A_8 - A_{11} (lower nibble) or A_8 - A_{15} (lower and upper nibbles) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing.

In the Z8681*, Port 0 lines float after reset; their logic state is unknown until the execution of an initialization routine that configures Port 0.

Such an initialization routine must reside within the first 256 bytes of executable code and must be physically mapped into memory by forcing the Port 0 address lines to a known state. See Figure 10. The proper Port initialization sequence is:

1. Write initial address (A_8 - A_{15}) of initialization routine to Port 0 address lines.

 Configure Port 0 Mode Register to output A₈-A₁₅ (or A₈-A₁₁).

To permit the use of slow memory, an automatic wait mode of two oscillator clock cycles is configured for the bus timing of the Z8681 after each reset. The initialization




Figure 9. Port 0

^{*} This feature differs in the Z8681, Z8682 and Z8684

I/O Ports (Continued)




Figure 10. Port 0 Address Lines Tied to Logic 0

routine could include reconfiguration to eliminate this extended timing mode.

The following example illustrates the manner in which an initialization routine can be mapped in a Z8681 system with 4K of memory.

Example. In Figure 10, the initialization routine is mapped to the first 256 bytes of program memory. Pull-down resistors maintain the address lines at a logic 0 level when these lines are floating. The leakage current caused by fanout must be taken into consideration when selecting the value of the pulldown resistors. The resistor value must be large enough to allow the Port 0 output driver to pull the line to a logic one. Generally, pulldown resistors are

incompatible with TTL loads. If Port 0 drives into TTL input loads ($I_{\rm LOW}=1.6$ ma) the external resistors should be tied to $V_{\rm CC}$ and the initialization routine put in address space FF00H-FFFFH.

In the $Z8682/4^*$, Port 0 lines are configured as address lines A_8 - A_{15} after a Reset. If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 0 Mode register. The

Z8682/4 is in the fast memory timing mode

after Reset, so the initialization routine must be in fast memory.

Port 2 bits can be programmed independently as input or output (Figure 11). This port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Port 0, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines $P3_1$ and $P3_6$ are used as the handshake controls lines DAV_2 and RDY_2 . The handshake signal assignment for Port 3 lines $P3_1$ and $P3_6$ is dictated by the direction (input or output) assigned to bit 7 of Port 2.




Figure 11. Port 2

^{*} This feature differs in the Z8681, Z8682 and Z8684

I/O Ports (Continued)

Port 3 lines can be configured as I/O or control lines (Figure 12). In either case, the direction of the eight lines is fixed as four input (P3₀-P3₃) and four output (P3₄-P3₇). For serial I/O, lines P3₀ and P3₇ are programmed as serial in and serial out, respectively.

Port 3 can also provide the following control functions: handshake for Ports 0 and 2 (\overline{DAV} and RDY); four external interrupt request signals (IRQ₀-IRQ₃); timer input and output signals ($\overline{T_{IN}}$ and $\overline{T_{OUT}}$) and Data Memory Select (\overline{DM}).




Figure 12. Port 3

Interrupts*

The Z8681/2/4 allows six different interrupts from eight sources: the four Port 3 lines P3₀-P3₃, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z8681, Z8682 and Z8684 interrupts are vectored through locations in program memory. When an interrupt request is granted, an interrupt machine cycle is entered. This disables all subsequent interrupts, saves the Program Counter and status flags, and access the program memory vector location reserved for that interrupt. In the Z8681, this memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. The Z8681 takes 26 system clock cycles to enter an interrupt subroutine.

The Z8682/4 have a small internal ROM that contains six 2-byte interrupt vectors pointing to addresses 2048-2065/4096-4114,

where 3-byte jump absolute instructions are located (See Figure 4). These jump instructions each contain a 1-byte opcode and a 2-byte starting address for the interrupt service routine. The Z8682/4 take 36 system clock cycles to enter an interrupt subroutine.

Z8682 Address (Hex)	Z8684 Address (Hex)	Contains Jump Instruction and Subroutine Address For
800-802	1000-1002	IRQ ₀
803-805	1003-1005	IRQ_1
806-808	1006-1008	IRQ_2
809-80B	1009-1000	IRQ_3
80C-80E	100C-100E	IRQ_4
80F-811	100F-1011	IRQ ₅

Table 1. Z8682/4 Interrupt Processing

Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

^{*} This feature differs in the Z8681 and Z8682

Clock

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended capacitance ($C_L \le 15$ pF maximum) from

each pin to ground. The specifications for the crystal are as follows:

- AT cut, parallel-resonant
- Series resistance, $R_s \le 100 \Omega$
- For Z8681/2/4, Z868XL 8 MHz maximum
- For Z8681A/2A/4A, 12 MHz maximum

Power Down Standby Option

The low-power standby mode allows power to be removed without losing the contents of the 124 general-purpose registers. This mode is available only to the user as a bonding option whereby pin 2 (normally XTAL2) is replaced by the $V_{\rm MM}$ (standby) power supply input. This necessitates the use of an external clock generator (input = XTAL1) rather than a crystal source.

The removal of power, whether intended or due to power failure, must be preceded by a software routine that stores the appropriate status into the register file. Figure 13 shows the recommended circuit for a battery back-up supply system.




Figure 13. Recommended Driver Circuit for Power-Down Operation

Z8681/2/4 Interchangeability

Although the Z8681, Z8682 and Z8684 have minor differences, a system can be designed for compatibility with both ROMless versions. To achieve interchangeability, the design must take into account the special requirements of each device in the external interface, initialization, and memory mapping.

External Interface. The Z8682/4 requires a 7.5 V positive logic level on the RESET pin for at least 6 clock periods immediately following reset, as shown in Figure 14. The Z8681 requires a 3.8 V or higher positive logic level, but is compatible with the Z8682/4 $\overline{\text{RESET}}$ waveform. Figure 15 shows a simple circuit for generating the 7.5 V level.

Initialization. The Z8681 wakes up after reset with Port 0 configured as an input, which means Port 0 lines are floating in a high-impedance state. Because of this pullup or pulldow, resistors must be attached to Port 0 lines to force them to a valid logic level

until Port 0 is configured as an address port.

Port 0 initialization is discussed in the section on ports. An example of an initialization routine for Z8681/2/4 compatibility is shown in Table 2. Only the Z8681 need execute this program.




Figure 14. Z8682/4 RESET Pin Input Waveform

Z8681/2/4 Interchangeability (Continued)




Figure 15. RESET Circuit

65536 1		T FFFF,	
03330	APPLICATION PROGRAM	1	
2066	A.P. PROG START ADDRESS	812 _H	١
2063	JP IRQ5	1 "	
2060	JP IRQ4	1	1
2057	JP IRQ3		
2054	JP IRQ2	1 .	Z8682 VECTORS JUMP INSTRUCTIONS
2051	JP IRQ1	1	
2048	JP IRQ0	800 _H	1
2047	NOT USED	7FF _H	1
21		15 _H	
18	JP 0812H] " (Z8681
15	LD P01M #96H	1 (INITIALIZATION
12	LD P0 #00H	Jc _H ⟨	
10	IRQ5		
8	IRQ4	1 1	
6	IRQ3] (Z8681
4	IRQ2] (VECTORS
2	IRQ1		
0	IRQ0	o _H	
F	igure 16g, Z8681/2 Logical	Prog	ram Memory

Figure 16a. Z8681/2 Logical Program Memory Mapping

Address	Opcodes	Instruction	Comments
000C	E6 00 00	LD PO #00H	Set A ₈ -A ₁₅ to 0
000F	E6 F8 96	LD P01M#96H	Configure Port 0 as A ₈ -A ₁₅ . Eliminate extended memory timing.
0012	8D 08 12	JP START ADDRESS	Execute application program.

Table 2. Initialization Routine

Memory Mapping. The Z8681, Z8682 and Z8684 lower memory boundaries are located at 0, 2048 and 4076 respectively. A single program ROM can be used with either product if the logical program memory map shown in Figure 16 is followed. The Z8681 vectors and initialization routine must be starting at address 0 and the Z8682/4 3-byte vectors (jump instructions) must be at address 2048/4096 and higher. Addresses in the range 21-2047/21-4095 are not used. Figure 17 shows pratical schemes for implementing this memory map using 4K and 2K ROMs.






Figure 16b. Z8684 Logical Program Memory Mapping

Z8681/Z8682/Z8684 Interchangeability (Continued)



a. Logical to Physical Memory Mapping for 4K ROM



b. Logical to Physical Memory Mapping for 2K ROM

Figure 17. Pratical Schemes for Implementing Z8681 and Z8682 Compatible Memory Map

Instruction Set Notation

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

IRR Indirect register pair or indirect workingregister pair address

Irr Indirect working-register pair only

X Indexed address
DA Direct address
RA Relative address

IM ImmediateR Register or working-register address

r Working-register address only
IR Indirect-register or indirect workingregister address
Indirect working-register address only

Ir Indirect working-register address onlyRR Register pair or working register pair address

Symbols. The following symbols are used in describing the instruction set.

dst Destination location or contents
src Source location or contents
cc Condition code (see list)
@ Indirect address prefix

SP Stack pointer (control registers 254-255)

PC Program counter

FLAGS Flag register (control register 252)
RP Register pointer (control register 253)

IMR Interrupt mask register (control register 251)

Assignment of a value is indicated by the symbol "←". For example,

dst ← dst + src

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr(n)" is used to refer to bit "n" of a given location. For example,

dst (7) refers to bit 7 of the destination operand.

Flags. Control Register R252 contains the following six arithmetic flags plus two user selectable flags:

Affected flags are indicated by:

Clared to zero

Set to oneSet or cleared according to operation

– Unaffected

X Undefined

0


Condition Codes

Value	Mnemonic	Meaning	Flags Set
1000		Always true	
0111	C	Carry	C = 1
1111	NC	No carry	C = 0
0110	Z	Zero	Z = 1
1110	NZ	Not zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not equal	Z = 0
1001	GE	Greater than or equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater than	[Z OR (S XOR V)] = 0
0010	LE	Less than or equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned greater than or equal	C = 0
0111	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1
0000		Never true	

Instruction Formats



One-Byte Instruction



Two-Byte Instruction

Three-Byte Instructio

Figure 18. Instruction Formats

Z8681/L Z8682/L Z8684/L

Instruction Summary

Instruction	Addr	Mode	Opcode	Flags Affected					
and Operation	dst	src	Byte (Hex)	C	Z	S	٧	D	H
ADC dst,src dst dst + src + C	(Not	e l)	10	•	٠	*	٠	0	*
ADD dst,src dst - dst + src	(Not	el)	0□	٠	*	*	*	0	*
AND dst,src dst - dst AND src	(Note	e 1)	5□	-	*	*	0	-	-
CALL dst SP - SP - 2 @SP - PC; PC - c	DA IRR dst		D6 D4	-	-	-	-	-	_
CCF C - NOT C			EF	*	-	-	-	-	-
CLR dst dst - 0	R IR		B0 B1	_	-	-	-	-	-
COM dst dst - NOT dst	R IR		60 61	=	*	*	0	_	_
CP dst,src dst - src	(Note	el)	A□	*	*	*	•	_	_
DA dst dst - DA dst	R IR		40 41	*	*	•	X	-	-
DEC dst dst dst - 1	R IR		00 01	-	*	*	*	-	- -
DECW dst dst - dst - l	RR IR		80 81	-	*	*	*	-	-
DI IMR (7) — 0			8F	_	_	_	_	_	_
DJNZ r,dst r - r - 1 if r ≠ 0 PC - PC + dst Range: +127, -128	RA		rA r=0-F	-	=	=	-	-	-
EI IMR (7) - 1			9F	-	-	-	-	-	-
INC dst dst dst + 1	r R IR		rE r=0-F 20 21	-	*	*	*	-	-
INCW dst dst - dst + 1	RR IR		A0 A1	-	*	*	*	-	-
IRET FLAGS - @ SP; SF PC - @ SP; SP - S	P ← SP - SP + 2;	+ 1 IMR (7	BF) - 1	*	*	*	*	*	*
IP cc,dst if cc is true PC - dst	DA IRR		cD c=0- F 30	-	-	-	=	-	=
IR cc,dst if cc is true, PC + PC + dst Range: +127, -128	RA		cB c=0-F	-	_	-	=	-	-
go. 1 121, -120					_			-	

Instruction	Addr	Mode	Opcode	Flags Affected					
and Operation	dst	STC	Byte (Hex)	CZSVDH					
LD dst,src dst src	r r R	Im R r	rC r8 r9 r=0-F						
	r X r Ir R R IR IR	X Ir R IR IM IM	C7 D7 E3 F3 E4 E5 E6 E7 F5						
LDC dst,src dst - src	r Irr	Irr r	C2 D2						
LDCI dst,src dst src r r + 1; rr rr +	Ir Irr 1	Irr Ir	C3 D3						
LDE dst,src dst - src	r Irr	Irr r	82 92						
LDEI dst, src dst - src r - r + 1; rr - rr +	Ir Irr - 1	Irr Ir	83 93						
NOP			FF	=					
OR dst, src dst - dst OR src	(No	te l)	4□	- * * 0					
POP dst dst - @SP SP - SP + 1	R IR		50 51						
PUSH src SP - SP - 1; @ SP	- src	R IR	70 71						
RCF C - 0			CF	0					
RET PC - @ SP; SP - S	SP + 2		AF						
RL dst	⊢ R IR		90 91	* * * *					
RLC dst	□ R IR		10 11	* * * *					
	P R IR		E0 E1	* * * *					
RRC dst	ך R IR		C0 C1	* * * *					
SBC dst, src dst - dst - src - C	(No	te l)	3□	* * * * 1 *					
SCF C - 1			DF	1					
SRA dst [-	P R IR		D0 D1	* * * 0					

Instruction Summary (Continued)

Instruction	Addr N	fode	Opcode	Flags Affected						
and Operation	dst	src	Byte (Hex)	C	Z	S	V	D	H	
SRP src RP - src		Im	31	-	_	-	-	-	_	
SUB dst,src dst - dst - src	(Note	1)	2□	•	*	*	*	1	•	
SWAP dst	⊒ R ⊒ IR		FO F1	X	*	*	X	-	-	

Instruction	Addr Mode		Opcode	Flags Affected					
and Operation	dst	STC	Byte (Hex)	C	Z	S	V	D	H
TCM dst,src (NOT dst) AND src	(Note	e 1)	6□	-	•	•	0	-	_
TM dst, src dst AND src	(Note	e 1)	7□	-	٠	•	0	-	_
XOR dst,src dst - dst XOR src	(Note	e 1)	В□	-	•	•	0	-	-

Note 1


These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a \Box in this table, and its value is found in the following table to the left of the applicable addressing mode pair.


For example, to determine the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Addr	Mode	Lower
dst	src	Opcode Nibble
 r	r	2
r	Ir	3
R	R	4
R	IR	5
R	IM	6
IR	IM	7



Registers





Port 3 Mode Register

Figure 19. Control Registers

Prescaler 1 Register




Figure 19. Control Registers (Continued)

Орс	ode	Мар						Lower	Nibble	(Hex)							
		0	1	2	3	4	5	6	7	, 8	9	A	В	c	D	E	F
	0	6, 5 DEC R ₁	6,5 DEC IR ₁	6,5 ADD 11,12	6, 5 ADD r1, lr2	10, 5 ADD R ₂ , R ₁	10,5 ADD IR ₂ , R ₁	10, 5 ADD R ₁ , IM	10, 5 ADD IR ₁ , IM	6,5 LD r1, R2	6,5 LD r ₂ , R ₁	12/10,5 DJNZ r ₁ , RA	12/10,0 • JR cc, RA	6,5 LD r1, IM	12/10,0 JP cc, DA	6,5 INC 11	
	1	RLC R ₁	RLC IR ₁	6,5 ADC 11,12	6,5 ADC r1, Ir2	10, 5 ADC R ₂ , R ₁	10,5 ADC IR ₂ , R ₁	10,5 ADC R ₁ ,IM	ADC IR ₁ , IM								
	2	6,5 INC R ₁	6, 5 INC IR:	6, 5 SUB r1, r2	6,5 SUB r1, Ir2	10, 5 SUB R ₂ , R ₁	10,5 SUB IR ₂ , R ₁	10, 5 SUB R ₁ , IM	10, 5 SUB IR ₁ , IM								
	3	8,0 JP IRR ₁	6, 1 SRP	6,5 SBC	6,5 SBC	10, 5 SBC	10, 5 SBC	10,5 SBC	10,5 SBC								
	4	8,5 DA	8, 5 DA	6,5 OR	6,5 OR	R ₂ , R ₁ 10, 5 OR	IR ₂ , R ₁ 10, 5 OR	10,5 OR	1R ₁ , IM 10, 5 OR								
	5	R ₁ 10,5 POP	1R ₁ 10, 5 POP	6,5 AND	6,5 AND	R ₂ , R ₁ 10, 5 AND	IR ₂ , R ₁ 10, 5 AND	10,5 AND	IR ₁ , IM 10, 5 AND								
-	6	6,5 COM	6,5 COM	6,5 TCM	6,5 TCM	R ₂ , R ₁ 10, 5 TCM	IR ₂ , R ₁ 10, 5 TCM	R ₁ , IM 10, 5 TCM	IR ₁ , IM 10, 5 TCM								
Upper Nibble (Hex)	7	R ₁	IR ₁	r1, r2 6, 5	r ₁ , Ir ₂ 6, 5	R ₂ , R ₁	IR ₂ , R ₁	R ₁ , IM	IR ₁ , IM 10, 5	.							
er Nibb		PUSH R ₂ 10,5	PUSH IR ₂ 10,5	TM r1, r2 12,0	TM r ₁ , Ir ₂ 18,0	TM R2, R1	TM IR ₂ , R ₁	TM R ₁ , IM	TM IR ₁ , IM								6,1
ďф	8	RR ₁	DECW IR1	LDE r1, Irr2	Ir1, Irr2												DI
	9	RL R1	6,5 RL IR ₁	12,0 LDE r2, Irr1	18,0 LDEI Ir2, Irr1												6, 1 EI
	A	10,5 INCW RR1	INCW IR ₁	6, 5 CP r1, r2	6, 5 CP r1, Ir2	10,5 CP R ₂ , R ₁	10,5 CP IR ₂ , R ₁	10,5 CP R ₁ ,IM	10,5 CP IR ₁ , IM								14,0 RET
	В	6,5 CLR R ₁	6,5 CLR IR ₁	6,5 XOR 11,12	6, 5 XOR r ₁ , Ir ₂	10,5 XOR R ₂ , R ₁	10,5 XOR IR ₂ , R ₁	10,5 XOR R ₁ , IM	10,5 XOR IR ₁ , IM								16,0 IRET
	С	6,5 RRC R1	6,5 RRC IR ₁	12,0 LDC r1, Irr2	18,0 LDCI Ir1, Irr2				10,5 LD 11, x, R ₂								6,5 RCF
	D	6, 5 SRA R ₁	6, 5 SRA IR ₁	12,0 LDC r2, Irr1	18,0 LDCI Ir2, Irr1	20,0 CALL* IRR1		20,0 CALL DA	10,5 LD 12, x, R1								6, 5 SCF
	E	6, 5 RR R1	6, 5 RR IR ₁		6, 5 LD r1, IR2	10, 5 LD R ₂ , R ₁	10, 5 LD IR ₂ , R ₁	10,5 LD R ₁ ,IM	10,5 LD IR ₁ , IM								6, 5 CCF
	F	8,5 SWAP R1	8,5 SWAP IRi		6,5 LD		10, 5 LD R ₂ , IR ₁	,	.,								6,0 NOP
					Ir1, r2		N2, IN1			Ċ				<u> </u>	<u> </u>	Ľ	
	s per uction		2		Lower Opcode Nibble	•	3					2			3	:	l
		· •		ution ycles	10,5	Pipe Cyc					I	Legend: R = 8-Bit / r = 4-Bit / R ₁ or r ₁ =	Address	2 88			
		0	pcode - Vibble	→ A	CP R ₂ , R ₁	Mx	emonic				1	R ₂ or r ₂ = Sequence	Src Addr	088			
			Ope	First cand		Seco	ond rand					Opcode, Note: The					

^{*2-}byte instruction; fetch cycle appears as a 3-byte instruction

Absolute Maximum Ratings

Voltage on all pins*	
with respect to GND	-0.3 V to +7.0 V
Operating Ambient	
Temperature	0° C to $+70^{\circ}$ C
Storage Temperature	-65° C to $+150^{\circ}$ C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Test Conditions

The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the reference pin. Standard conditions are as follows:




Figure 20. Test Load 1

■ $+4.75 \text{ V} \le \text{V}_{\text{CC}} \le +5.25 \text{ V}$ ■ GND = 0 V

- $0^{\circ}C \leq T_A \leq +70^{\circ}C$ for S (Standard temperature
- -40° C $\leq T_{A} \leq +85^{\circ}$ C for E (Extended temperature




Figure 21. External Clock Interface Circuit

DC Characteristics

Symbol	Parameter	Min	Max	Unit	Condition
$\overline{V_{\mathrm{CH}}}$	Clock Input High Voltage	3.8	v_{cc}	V	Driven by External Clock Generator
V_{CL}	Clock Input Low Voltage	-0.3	0.8	V	Driven by External Clock Generator
V_{IH}	Input High Voltage	2.0	$V_{\rm CC}$	V	-
VII.	Input Low Voltage	-0.3	0.8	V	
V_{RH}	Reset Input High Voltage	3.8	$V_{\rm CC}$	V	See Note
$V_{\rm RL}$	Reset Input Low Voltage	-0.3	0.8	V	
V_{OH}	Output High Voltage	2.4		V	$I_{OH} = -250 \mu\text{A}$
V_{OL}	Output Low Voltage		0.4	V	$I_{OL} = +2.0 \text{ mA}$
I_{IL}	Input Leakage	-10	10	μ A	$0 \text{ V} \le \text{V}_{IN} \le +5.25 \text{ V}$
I_{OL}	Output Leakage	-10	10	μ A	$0 \text{ V} \le \text{V}_{\text{IN}} \le +5.25 \text{ V}$
I_{IR}	Reset Input Current		-50	μ A	$V_{CC} = +5.25 \text{ V}, V_{BL} = 0 \text{ V}$
I_{CC}	V _{CC} Supply Current		120	mΑ	
			80*		
I_{MM}	V _{MM} Supply Current		10	mA	Power Down Mode
V _{MM}	Backup Supply Voltage	3	$V_{\rm CC}$	V	Power Down

NOTE:

The Reset line (pin 6) is used to place the Z8682 in external memory mode. This is accomplished as shown in Figure 14

* This value is for Z8681L/2L/4L only.

External I/O or Memory Read and Write Timing

				1/2/4 1L/2L/4		1/2A/4A	
No.	Symbol	Parameter	Min	Max	Min	Max	Notes*†
1	TdA(AS)	Address Valid to \overline{AS} ↑ Delay	50		35		1,2,3
2	TdAS(A)	ĀS↑ to Address Float Delay	70		45		1,2,3
3	TdAS(DR)	ĀS↑ to Read Data Required Valid		360		220	1,2,3,4
4	TwAS	AS Low Width	80		55		1,2,3
5	TdAz(DS)	Address Float to $\overline{ ext{DS}}\downarrow$	0		0		1
6-	TwDSR	——DS (Read) Low Width——————			185 -		1,2,3,4
7	TwDSW	DS (Write) Low Width	160		110		1,2,3,4
8	TdDSR(DR)	DS ↓ to Read Data Required Valid		200		130	1,2,3,4
9	ThDR(DS)	Read Data to DS ↑ Hold Time	0		0		1
10	TdDS(A)	DS ↑ to Address Active Delay	70		45		1,2,3
11	TdDS(AS)	DS ↑ to AS Delay	70		55		1,2,3
12-	—TdR/W(AS)——	—R/W Valid to AS↑ Delay————	- 50 -		 30 -		1,2,3
13	TdDS(R/W)	DS ↑ to R/W Not Valid	60		35		1,2,3
14	TdDW(DSW)	Write Data Valid to DS (Write)↓ Delay	50		35		1,2,3
15	TdDS(DW)	DS ↑ to Write Data Not Valid Delay	70		45		1,2,3
16	TdA(DR)	Address valid to Read Data Required Vali	d .	410		255	1,2,3,4
17	TdAS(DS)	ĀS↑to DS↓ Delay	80		55		1,2,3

NOTES:

- Test Load 1
- 2. Timing numbers given are for minimum TpC
- 3. Also see clock cycle dependent characteristics table.
 4. When using extended memory timing add 2 TpC.
- 5. All timing reference use 2.0 V for logic "1" and 0.8 V for a logic "0". All units in nanoseconds (ns).
- † Timings are preliminary and subject to change.




Figure 22. External I/O or Memory Read/Write Timing

Additional Timing Table

			Z868 Z868				
No.	Symbol	Parameter	Min	Мах	Min	Max	Notes*†
1	TpC	Input Clock Period	125	1000	83	1000	1
2	TrC,TfC	Clock Input Rise And Fall Times		25		15	1
3	TwC	Input Clock Width	37		26		l
4	TwTinL	Timer Input Low Width	100		70		2
5 —	—TwTinH——	Timer Input High Width	3TpC-		—3ТрС-		2
6	TpTin	Timer Input Period	TpC		TpC		2
			8		8		
7	TrTin,TfTin	Timer Input Rise And Fall Times		100		100	2
8	TwIL	Interrupt Request Input Low Time	100		70		2,3
9	TwIH	Interrupt Request Input High Time	3ТрС		ЗТрС		2,3

NOTES:

- 1. Clock timing references uses 3.8 V for a logic "1" and 0.8 V for a logic "0"
 2. Timing reference uses 2.0 V for a logic "1" and 0.8 V for a logic "0"

- Interrupt request via Port 3.
 Units in nanoseconds (ns).
 Timings are preliminary and subject to change.




Figure 23. Additional Timing

Handshake Timing

			Z8 Z868				
No.	Symbol	Parameter	Min	Max	Min	Max	Notes*†
1	TsDI(DAV)	Data In Setup Time	0		0		
2	ThDI(DAV)	Data In Hold Time	230		160		
3	TwDAV	Data Available Width	175		120		
4	TdDAVIf(RDY)	DAV ↓ Input to RDY ↓ Delay		175		120	1,2
5—	—TdDAVOf(RDY)-	—DAV ↓ Output to RDY ↓ Delay——	0 -		0 _		1,3
6	TdDAVIr(RDY)	DAV ↑ Input to RDY ↑ Delay		175		120	1,2
7	TdDAV0r(RDY)	DAV ↑Output to RDY ↑ Delay	0		0		1,3
8	TdDO(DAV)	Data Out to DAV ↓ Delay	50		30		. 1
9	TdRDY(DAV)	Rdy ↓ Input to DAV ↑ Delay	0	200	0	140	1

NOTES:

- 1. Test load 1
- 2. Input handshake
- 3. Output handshake
- All timing references use 2.0 V for a logic "1" and 0.8 V for a logic "0".
- * Units in nanoseconds (ns).
- † Timings are preliminary and subject to change.




Figure 24a. Input Handshake Timing




Figure 24b. Output Handshake Timing

Clock-Cycle-Time-Dependent Characteristics

		Z8681/2/4	Z8681A/2A/4A
Number	Symbols	Z8681L/2L/4L Equation	Equation
1	TdA(AS)	TpC-75	TpC-50
2	TdAS(A)	TpC-55	TpC-40
3	TdAS(DR)	4TpC-140*	4TpC-110*
4	TwAS	TpC-45	TpC-30
6	TwDSR	3TpC-125*	3TpC-65*
7	TwDSW	2TpC-90*	2TpC-55*
8	TdDSR(DR)	3TpC-175*	3TpC-120*
10	Td(DS)A	TpC-55	TpC-40
11	TdDS(AS)	TpC-55	- TpC-30
12	TdR/W(AS)	TpC-75	TpC-55
13	TdDS(R/W)	TpC-65	TpC-50
14	TdDW(DSW)	TpC-75	TpC-50
15	TdDS(DW)	TpC-55	TpC-40
16	TdA(DR)	5TpC-215*	5TpC-160*
17	TdAS(DS)	TpC-45	TpC-30

 $^{^{\}star}$ Add 2TpC when using extended memory timing.

Ordering Information

Туре		Package	Temp.	Clock	Description
Z8681/2/4	Bl	Plastic	0/+70°C		ROMless Microcomputer
Z8681/2/4	В6	Plastic	-40/+85°C		
Z8681/2/4	Dl	Ceramic	0/+70°C		
Z8681/2/4	D6	Ceramic	−40/+85°C	8 MHz	
Z8681/2/4	Cl	Plastic Chip Carrier	0/+70°C	O MITIZ	
Z8681/2/4	C6	Plastic Chip Carrier	-40/+85°C		
Z8681/2/4	Κl	Ceramic Chip Carrier	0/+70°C		
Z8681/2/4	K6	Ceramic Chip Carrier	−40/+85°C	•	
Z8681/2/4A	ВІ	Plastic	0/+70°C	1	
Z8681/2/4A	B6	Plastic	-40/+85°C		
Z8681/2/4A	Dl	Ceramic	0/+70°C		
Z8681/2/4A	D6	Ceramic	-40/+85°C	12 MHz	
7.8681/2/4Å	C1	Plastic Chip Carrier	0/+70°C	12 MHZ	
Z8681/2/4A	C6	Plastic Chip Carrier	-40/+85°C		
Z8681/2/4A	Kl	Ceramic Chip Carrier	0/+70°C		
Z8681/2/4A	K6	Ceramic Chip Carrier	-40/+85°C		
Z8681L/2L/4L	Bl	Plastic	0/+70°C		ROMless Microcomputer
Z8681L/2L/4L	B6	Plastic	-40/+85°C		Low Power Version
Z8681L/2L/4L	Dl	Ceramic	0/+70°C		
Z8681L/2L/4L	D6	Ceramic	-40/+85°C	8 MHz	
Z8681L/2L/4L	Cl	Plastic Chip Carrier	0/+70°C	OMITZ	
Z8681L/2L/4L	C6	Plastic Chip Carrier	-40/+85°C		
Z8681L/2L/4L	Κl	Ceramic Chip Carrier	0/+70°C		
Z8681L/2L/4L	K6	Ceramic Chip Carrier	−40/+85°C		

Preliminary Data

Z8 4K EPROM Microcomputer

- Complete microcomputer, 4K bytes of EPROM. 128 bytes of RAMm 32 I/O lines. and up to 60K bytes addressable external space each for program and data memory. Fully compatible with standard ROM version.
- 144-byte register file, including 124 general-registers, four I/O port registers, and 16 status and control registers.
- Minimum instruction execution time 1 us. at 12 MHz
- Vectored priority interrupts for I/O, counter/timers, and UART.
- Full-duplex UART and two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler.
- Register Pointer so that short, fast instructions can access any of nine working-register groups in 1.5 μ s (8MHz).

- On-chip oscillator which accepts crystal or external clock drive.
- Low-power standby option which retains contents of general-purpose registers.
- Single +5 V power supply all pins TTL compatible.
- Two Eprom programming modes:
 - Eprom-like, using a standard Eprom programmer,
 - Autoprogram, self-programming during normal program execution.
 - An on-chip ROM provides a Program/ Verify facility to allow a simple and time-efficient self-program operation.
- Integrated programmable protection avoids EPROM content read-out.
- Available in 8 and 12 MHz versions




Figure 1. Logic Functions




Figure 2. Pin Configuration

\$\$\$ Z86E11

General Description

The Z86Ell microcomputer is an EPROM member of the Z8 family; completely developed by SGS, it maintains the sophisticated architecture and full compatibility with the currently available ROM-based units.

It can be configured as a stand-alone microcomputer with 4K bytes of internal EPROM, or as a traditional microcomputer that manages up to 120K bytes of external memory, or as a parallel-processing element in a system with other processors and peripheral controllers.

The 4K×8 on-board EPROM can be programmed in two modes, Eprom-like and Autoprogram. In Eprom-like, the programming procedure is similar to that for

a M2732, with the only exception being for the programming voltage which must be 12.5 V related to the SGS NMOS-E3 used technology. Autoprogram permits byteprogramming during normal microcomputer program execution.

An important facility is the programmable read-out protections which allow the user to inhibit external access to proprietory program code by programming 2 non-volatile transistors. These locks can be reset only by erasing the entire EPROM array.

For its characteristics, the Z86E11 can be considered as a low cost development tool for the Z8 microcomputer family.

Architecture

Z86E11 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z86E11 fulfills this with 32 pins dedicated to input/output. These lines are grouped into four ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, address/data bus for interfacing external memory, and address, data and selections in EPROM mode.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the Z86E11 can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer to a microprocessor that can address 120K bytes of external memory (Figure 3).

Three basic address spaces are available to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The 144-byte random-access register file is composed of 124 general-purpose registers, four I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.

An autoprogram logic permits Eprom byteprogramming during the normal microcomputer program execution, using the STORE constant isntruction.

This permits the microcomputer to look at the contents of the working register's register for an external RAM allocated to the program memory space, addressed using two of the register file registers. The renamed external RAM was expressly developed for the Autoprogram function, thus it is externally inaccessible.

Architecture (Continued)




Figure 3. Block Diagram

Pin Description

P0₀-P0₇. I/O Port Lines (input/outputs, TTL compatible). 8 lines Nibble Programmable that can be configured under program control for I/O or external memory interface and, A_0 - A_7 in EPROM mode. P0₇ can be configured as Read-out protection in memory expansion mode (PROTB), applying a high voltage level (10 V)

Pl₀-Pl₇. I/O Port Lines (input/outputs, TTL compatible). 8 lines Byte Programmable that can be configured under program control for I/O or multiplexed address (A_0-A_7) and data (D_0-D_7) lines used to interface with program/data memory, and 0_0-0_7 in EPROM mode. Pl₀ can be configured as Read-out

protection in Testing-mode and EPROM-mode (PROTA), applying a high voltage level (10 V).

P20-P27. I/O Port Lines (input/outputs, TTL compatible). 8 lines Bit Programmable where the 4 less significant bits can be configured as A_8 - A_{11} in EPROM mode.

P30-P37. I/O Port Lines (TTL compatible) 4 lines input (P30-P33), 4 lines output P34-P37). They can also be configured as control lines. In EPROM mode: P32 becomes EPM (Epromlike) when a high voltage level (\geqslant 7 V) is applied, P33 becomes V_{pp} (12.5 V \pm 300 mV), P34 becomes \overline{CE} to perform program enable/verify.

Pin Description (Continued)

 $\overline{\text{AS}}$. Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of $\overline{\text{AS}}$. Under program control, $\overline{\text{AS}}$ can be placed in the high-impedance state along with ports 0 and 1, Data Strobe and Read/Write.

DS. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

RESET. Reset (input, active Low). RESET

initializes the Z86E11. When $\overline{\text{RESET}}$ is deactivated, program execution begins from internal program location $000C_{\text{H}}$.

 $\mathbf{R}/\overline{\mathbf{W}}$. Read/Write (output). $R/\overline{\mathbf{W}}$ is Low when the Z86Ell is writing to external program or data memory.

XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a series-resonant crystal (8 MHz maximum) or an external single-phase clock (8 MHz maximum) to the on-chip clock oscillator and buffer.

Address Spaces

Program Memory. The 16-bit program counter addresses 64K bytes of program memory space. Program memory can be located in two areas: one internal and the other external (Figure 4). The first 4096 bytes consist of on-chip EPROM. At addresses 4096 and greater, the Z86E11 executes external program memory fetches.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts.

Data Memory. The Z86E11 can address 60K bytes of external data memory beginning at locations 4096 (Figure 5). External data memory may be included with or separated from the external program memory space. $\overline{\rm DM}$, an optional I/O function that can be programmed to appear on pin P3₄, is used to distinguish between data and program memory space.

Register File. The 144-byte register file includes four I/O port registers (R0-R3), 124 general-purpose registers (R4-R127) and 16

control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 6.

Z86E11 instructions can access registers directly or indirectly with an 8-bit address field. The Z86E11 also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (Figure 7). The Register Pointer addresses the starting location of the active working-register group.

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between locations 4096 and 65535. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).



Address Spaces (Continued)




Figure 4. Program Memory Map




Figure 6. The Register File




Figure 5. Data Memory Map




Figure 7. The Register Pointer

Serial Input/Output

Port 3 lines P3₀ and P3₇ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0, with a maximum rate of 62.5K bits/second.

The Z86E11 automatically adds a start bit and two stop bits to transmitted data (Figure 8). Odd parity is also available as an option. Eight data bits are always transmitted,

regardless of parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request (IRQ₄) is generated on all transmitted characters.

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.




Figure 8. Serial Data Formats

Counter/Timers

The Z86E11 contains two 8-bit programmable counter/timers (T_0 and T_1), each driven by its own 6-bit programmable prescaler. The T_1 prescaler can be driven by internal ox external clock sources; however, the T_0 prescaler is driven by the internal clock only.

The 6-bit prescaler can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request— IRQ_4 (T_0) or IRQ_5 (T_1)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode) or to automatically reload

the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T_1 is user-definable and can be the internal microprocessor clock (4 MHz maximum) divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock (1 MHz maximum), a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascated by connecting the T_0 output to the input of T_1 . Port 3 line $P3_6$ also serves as a timer output (T_{OUT}) through which T_0 , T_1 or the internal clock can be output.

I/O Ports

The Z86E11 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

All the ports assume different configurations in EPROM mode.

Port 1 can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port 1 may be placed under handshake control. In this configuration, Port 3 lines $P3_3$ and $P3_4$ are used as the handshake contols RDY_1 and \overline{DAV}_1 (Ready and Data Available).

Memory locations greater than 4096 are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port 1 can be placed in the high-impedance state along with Port 0, \overline{AS} , \overline{DS} and R/\overline{W} , allowing the Z86E11 to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning P33 as a Bus Acknowledge input and P34 as a Bus Request output.




Figure 9a. Port 1

Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines

lines $P3_2$ and $P3_5$ are used as the handshake controls \overline{DAV}_0 and RDY_0 . Handshake signal assignment is dictated by the I/O direction of the upper nibble $P0_4$ - $P0_7$.

For external memory references, Port 0 can provide address bits $A_8\text{-}A_{11}$ (lower nibble) or $A_8\text{-}A_{15}$ (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing. When Port 0 nibbles are defined as address bits, they can be set to the high-impedance state along with Port 1 and the control signals \overline{AS} , \overline{DS} and R/\overline{W} .




Figure 9b. Port 0

Port 2 bits can be programmed independently as input or output. This port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines $P3_1$ and $P3_6$ are used as the handshake controls lines \overline{DAV}_2 and RDY_2 . The handshake signal assignment for Port 3 lines $P3_1$ and $P3_6$ is dictated by the direction (input or output) assigned to bit 7 of Port 2.




Figure 9c. Port 2

I/O Ports (Continued)

Port 3 lines can be configured as I/O or control lines. In either case, the direction of the eight lines is fixed as four input $(P3_0-P3_3)$ and four output $(P3_4-P3_7)$. For serial I/O, lines $P3_0$ and $P3_7$ are programmed as serial in and serial out respectively.

Port 3 can also provide the following control functions: handshake for Ports 0, 1 and 2 (\overline{DAV} and RDY); four external interrupt request signals (IRQ_0 - IRQ_3); timer input and output signals (T_{IN} and T_{OUT}) and Data Memory Select (\overline{DM}).




Figure 9d. Port 3

Interrupts

The Z86E11 allows six different interrupts from eight sources: the four Port 3 lines P30-P33, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z86E11 interrupts are vectored. When an interrupt request is granted, and interrupt machine cycle is entered. This disables all subsequent interrupts, saves the Program Counter and status flags, and branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

Clock

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended capacitors ($C_1 \le 15$ pF) from each pin to

ground. The specifications for the crystal are as follows:

- AT cut, series resonant
- Fundamental types, 8/12 MHz maximum
- Series resistance, $R_s \le 100 \Omega$.

Power Down Standby Option

The low-power standby mode allows power to be removed without losing the contents of the 124 general-purpose registers. This mode is available to the user as a bonding option whereby pin 2 (normally XTAL2) is replaced by the V_{MM} (standby) power supply input. This necessitates the use of an external clock generator (input = XTAL1) rather than a crystal source.

The removal of power, whether intended or due to power failure, must be preceded by a software routine that stores the appropriate status into the register file. Figure 10 shows the recommended circuit for a battery back-up supply system.




Figure 10. Recommended Driver Circuit for Power Down Operation

EPROM Mode

Eprom-like programming. In this mode, the microcomputer memory is programmed, using a standard Eprom Programmer, with the same procedure as for our M2732 (32K EPROM). This has been made possible by the following Z86E11 configuration, where $P1_0-P1_7$ are used as 8-bit I/O data (00-07), $P0_0-P0_7$ and $P2_0-P2_3$ are used as 12-bit Addresses (A0-A11); the microcomputer must be in Reset state, forcing the related pin to GND, and the clock must be active for the complete operation.

Three other pins are available for that purpose: the EPM pin on port P3₂, which allows the microcomputer to recognize the Eprom-like condition when a high voltage ($\geqslant 7$ V) is applied; the Vpp pin on port P3₃, which is used to furnish programming voltage fixed on 12.5 V \pm 300mV; and the $\overline{\text{CE}}$ pin on port P3₄, which is used to perform program enable/verify.

For a correct microcomputer set-up the $V_{\rm CC}$ must be applied at least 100 ms before the programming procedure starting (Figure 11).

A simple interface board, described in Figure 12, allows programming to be carried out through use of a standard Epromprogrammer.




Figure 11. Set-up Waveforms




Figure 12. EPROM Programmer Interface Board

SS Z86E11

EPROM Mode (Continued)

Autoprogramming. This mode permits programming one byte of the on-chip Eprom during normal microcomputer program execution. The instruction to be used is the Load Constant LCD @RR1,R2 (operating code D2).

This instruction allows the standard Z8 to load the contents of the working register to an external RAM memory allocated in the program memory space, addressed by a working register pair. The Z86E11 uses this instruction also to program the 4K bytes on-chip Eprom.

Addressing one of the on-chip Eprom bytes, using this instruction, the programming operation takes place when an high voltage level on the Vpp pin (12.5 V \pm 300mV) is applied.

In this case, both the address and the data memory are internally stored for the necessary programming time, where the time is defined by the execution of 1024 NOP operations (1 NOP operation = 12 clock pulses). The programming time is contained between 1ms (12 MHz clock) and 12 ms (1 MHz clock).

As just mentioned, during this time, the CPU is internally forced to execute NOP instructions (operating code FF), while a RET instruction (operating code AF) is automatically executed at the end of programming.

For a correct program, restart is necessary to save the address of the Load Constant (LDC) next instruction in the Stack. This can be done by loading into the Stack the return address calling a Subroutine like follow, where, to permit a correct return to the main program, it is necessary to disable the interrupt before LDC execution.

DI CALL WRITE EI

WRITE LDC @RR1,R2 RET

Programming Facility. The most flexible way for on-chip Eprom programming is, as

we know, the use of a standard Epromprogrammer, selecting the Eprom-like facility, and using an appropriate interface board (Figure 12).

If, however, the planned operation is only a particular memory loading into the on-chip Eprom, it is possible to perform this operation in a much simpler way, using a board which allows the Z86E11 to read and load the renamed particular memory, using the autoloading procedure.

The software required for this operation is stored in the Z86E11 Test-memory (inaccessible). Figure 13 shows the autoloading program flow-chart.

When the microcomputer is forced in Test mode by applying a high voltage level (≥ 7 V) on the Reset pin, ports P0 and P1 are configured as Address/Data to access the external memories.

At this point, a test on port P2 is executed to decide if the on-chip Eprom autoloading is to be executed. This facility is accessed by forcing the values $40_{\rm H}$ or $41_{\rm H}$ on port P2 to execute, respectively, the Verify or Autoloading routine.

Consequently, the registers required for the operation are initialized, the data to be compared or stored is read, and the routine chosen is executed.

The Autoloading routine is an intelligent programming which executes a number of overwriting cycles equal to three times the number of programming cycles required to perform a correct byte programming (up to a maximum of 25). In this way, the on-chip Eprom programming time is optimized and equal to 25 sec. with an 8 MHz clock.

The verify routine is simply a byte-byte comparison between the external memory and the on-chip Eprom.

A possible failure, whether in Autoloading or Verify, produces a High logical level forced on P37. Similarly, when the operation is finished, the positive conclusion is underlined, bringing P35 High. An Autoloading/Verify Board diagram is shown in Figure 14, where the Vpp line control is necessary to not allow high voltage into the device when it has not yet been supplied.

EPROM Mode (Continued)




Figure 13. Autoloading Flow Chart

EPROM Mode (Continued)




Figure 14. Autoloading/Verify Board

Memory Read-Out Protection. The protection, once activated, blocks reading memory content. Such reading can be carried out in two ways:

- Entering Test Mode you can execute an external memory program which allows the on-chip Eprom reading through LOAD instructions execution.
- 2. Entering Eprom-like Mode, using the Verify facility.

Programming the first protection bit blocks reading in these two conditions (PROTA on port Pl_0).

Another protection bit (PROTB on port P07) can be activated when the Z86Ell is in external memory configuration.

This protection prevents software

manipulation of the external memory from who decides to read the on-chip memory content for a complete understanding of the user application board.

When the Z86E11 works in external memory facility the ports P0 and P1 are configurated as Address/Data bus, so that the external memory instructions can be executed during the normal microcomputer operation. These instructions can be also an appropriate routine able to pull out the all on-chip memory content using LOAD instructions. When the protection is activated, each reading attempt of the internal memory content, using LOAD instructions, is vainificated because the data out will be always "FF".

EPROM Mode (Continued)

In consequence this protection activation inhibit the LOAD instructions execution from external to internal memory. To overcome this problem is necessary to call a "READ" routine written in on on-chip memory space.

The protections are activated by programming 2 non-volatile transistors simply forcing 10 V for a time more than 100 ms on the desired pin, on condition that the microcomputer is in Reset state, the Clock signal is present and the EPM pin is

If a complete protection is desired, both protections must be programmed.

A simple board diagram for read-out protection activation is shown in Figure 15.




Figure 15. Read-out Protection Activation Diagram

Instruction Set Notation

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

IRR	Indirect register pair or indirect working-
	register pair address

Symbols. The following symbols are used in describing the instruction set.

dst	Destination	location	or	contents

IMR Interrupt mask register (control register 251) Assignment of a value is indicated by the symbol "←". For example,

det ← det + erc

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr(n)" is used to refer to bit "n" of a given location. For example,

refers to bit 7 of the destination operand.

Flags. Control Register R252 contains the following six flags:

С	Carry flag	b7						b)
Z	Zero flag	С	Z	S	٧	D	Н	F2 F	ı
S	Sign flag								
V	Overflow flag				1	FI)		
D	Decimal-adjust f	lag				F1 F2	}	user	flags
H	Half-carry flag					F Z)		

Affected flags are indicated by:

- Cleared to zero
- Set to one
- Set or cleared according to operation
- Unaffected
- ¥ Undefined




Condition Codes

Value	Mneomonic	Meaning	Flags Set
1000		Always true	
0111	C	Carry	C = 1
1111	NC	No carry	C = 0
0110	Z	Zero	Z = 1
1110	NZ	Not zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not equal	Z = 0
1001	GE	Greater than or equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater than	[Z OR (S XOR V)] = 0
0010	LÉ	Less than or equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned greater than or equal	C = 0
0111	ULT	Unsigned less than	C=1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1
0000		Never true	•••

Instruction Formats



One-Byte Instruction



Two-Byte instruction

Three-Byte instruction

Figure 16. Instruction Formats

Instruction Summary

Instruction	Addr	Mode	Opcode	Fle	αg	s A	ffe	ct	ed
and Operation	dst	src	Byte (Hex)	c	Z	S	٧	D	H
ADC dst,src / dst - dst + src + C	(No	te l)	10	*	*	•	*	0	*
ADD dst,src dst ← dst + src	(No	te l)	0□	٠	•	•	•	0	•
AND dst,src dst dst AND src	(No	te 1)	5□	_	*	*	0	_	_
CALL dst SP - SP - 2 @SP - PC; PC - d	DA IRR st		D6 D4	-	-	-	-	-	_
CCF C - NOT C		-	EF	٠	-	-	-	-	-
CLR dst dst ← 0	R IR		B0 B1	-	-	-	-	-	-
COM dst dst ← NOT dst	R IR		60 61	-	*	•	0	_	_
CP dst,src dst - src	(No	te l)	A□	*	*	•	*	_	-
DĀ dst dst ← D Ā dst	R IR		40 41	*	*	•	X	-	-
DEC dst dst ← dst - l	R IR		00 01	_	*	*	*	_	_
DECW dst dst - dst - 1	RR IR		80 81	_	*	*	*	_	_
DI IMR (7) + 0			8F	_	_	_	_	_	_
DINZ r, dst $r \leftarrow r - 1$ if $r \neq 0$ $r = PC \leftarrow PC + dst$	RA		rA r=0-F	-	-	_	-	-	-
Range: +127, -128 			9F			_	_	_	_
INC dst dst dst + 1	r R IR		rE r=0-F 20 21	-	*	*	*	-	-
INCW dst dst ← dst + l	RR IR		A 0 A 1	-	*	*	*	_	_
RET FLAGS - @SP; SP PC - @SP; SP - SI	- SP P + 2;	+ 1 IMR (7	BF - 1	*	*	*	*	*	•
P cc,dst f cc is true PC - dst	DA IRR		cD c=0-F 30	-	_	_	-	_	_
R cc,dst f cc is true, PC - PC + dst Range: +127, -128	RA		cB c=0-F	-	-	-	_	-	-

Instruction	Addr	Mode	Opcode	Flags Affected
and Operation	dst	src	Byte (Hex)	CZSVDH
LD dst,src dst — src	r r R	Im R r	rC r8 r9 r=0-F	
	r X r Ir R R IR IR	X Ir R IR Im Im	C7 D7 E3 F3 E4 E5 E6 E7 F5	
LDC dst,src dst - src	r Irr	Irr r	C2 D2	
LDCI dst,src dst src r r + 1; rr rr +	Ir Irr l	Irr Ir	C3 D3	
LDE dst,src dst - src	r Irr	Irr r	82 92	
LDEI dst,src dst - src r - r + 1; rr - rr +	Ir Irr l	Irr Ir	83 93	
NOP		~~~~	FF	
OR dst,src dst - dst OR src	(No	te l)	4□	- * * 0
POP dst dst - @SP SP - SP + 1	R IR		50 51	
PUSH src SP - SP - 1; @ SP -	- src	R IR	70 71	
RCF C - 0			CF	0
RET PC - @ Sp; Sp - S	P + 2		AF	
RL dst] R IR		90 91	* * * *
RLC dst	R IR		10 11	* * * * = =
RR dst	□ R IR		E0 E1	* * * *
RRC dst	₽ R IR		C0 C1	* * * *
SBC dst,src dst ← dst - src - C	(Not	el)	3□	* * * * 1 *
SCF C ← 1	,		DF	1
SRA dst	□ R IR		D0 D1	* * * 0



Instruction Summary (Continued)

Instruction	Addr I	Mode	Opcode	Flags Affected						
and Operation	dst	src	Byte (Hex)	C	Z	S	V	D	H	
SRP src RP - src		Im	31	_	-	-	-	-	-	
SUB dst,src dst - dst - src	(Note	1)	2□	*	*	*	*	1	*	
SWAP dst	R IR		F0 F1	Х	*	*	Х	-	-	

Instruction	Addr Mode		Opcode	Flags Affected						
and Operation	ation dst src (Hex) C Z				ZSV		D	H		
TCM dst,src (NOT dst) AND src	(Note	1)	6□	_	*	*	0	-	-	
TM dst, src dst AND src	(Note	1)	7□	-	*	*	0	-	-	
XOR dst,src dst - dst XOR src	(Note	1)	В□	-	*	*	0	-	-	

Note 1 These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode

modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a \Box in this table, and its value is found in the following table to the left of the applicable addressing mode pair.


For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Addr	Mode	Lower
 dst	src	Opcode Nibble
r	r	2
r	Ir	3
R	R	4
R	IR	5
R	IM	6
IR	IM	7

Registers

R240 SIO Serial I/O Register


(FO_H; Read/Write)



R241 TMR

Timer Mode Register


(Fl_H; Read/Write)



R244 T0

Counter/Timer 0 Register


(F4H; Read/Write)



R245 PRE0

Prescaler 0 Register


(F5_H; Write Only)



R242 T1

Counter Timer 1 Register


(F2_H; Read/Write)



R246 P2M

Port 2 Mode Register


(F6H; Write Only)



R243 PRE1

Prescaler 1 Register

(F3_H; Write Only)



R247 P3M Port 3 Mode Register

(F7_H; Write Only)





Figure 17. Control Registers



Registers (Continued)

R248 P01M Port 0 and 1 Mode Register


(F8_H; Write Only)



R252 FLAGS

Flag Register


(FC_H; Read/Write)



R249 IPR

Interrupt Priority Register


(F9H; Write Only)



R253 RP

Register Pointer

(FDH; Read/Write)



R250 IRQ

Interrupt Request Register

(FAH; Read/Write)



R254 SHP

Stack Pointer


(FEH; Read/Write)



R251 IMR

Interrupt Mask Register

(FBH; Read/Write)



R255 SPL

Stack Pointer

(FF_H; Read/Write)




Figure 17. Control Registers (Continued)

Орсо	de l	Мар						Low	er Nibble	e (Hex)							
		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
	0	6, 5 DEC R ₁	6, 5 DEC IR ₁	6, 5 ADD r1, r2	6, 5 ADD r ₁ , Ir ₂	10, 5 ADD R ₂ , R ₁	10, 5 ADD IR ₂ , R ₁	10,5 ADD R ₁ , IM	10, 5 ADD IR 1, IM	6,5 LD r1, R2	6,5 LD r2, R1	12/10,5 DJNZ r ₁ , RA	12/10,0 JR cc, RA	6,5 LD r1,1M	12/10,0 JP cc, DA	6,5 INC	
	1	6, 5 RLC R ₁	6, 5 RLC IR ₁	6, 5 ADC r1, r2	6, 5 ADC r1, Ir2	10, 5 ADC R ₂ , R ₁	10, 5 ADC IR ₂ , R ₁	10,5 ADC R ₁ ,IM	10,5 ADC IR ₁ ,IM								
	2	6, 5 INC R ₁	6,5 INC IR1	6, 5 SUB r1, r2	6, 5 SUB r1, Ir2	10,5 SUB R ₂ , R ₁	10, 5 SUB IR ₂ , R ₁	10, 5 SUB R ₁ , IM	10,5 SUB IR ₁ ,IM								
	3	8,0 JP IRR ₁	6, 1 SRP IM	6, 5 SBC r1, r2	6, 5 SBC r ₁ , Ir ₂	10, 5 SBC R ₂ , R ₁	10, 5 SBC IR ₂ , R ₁	10, 5 SBC R ₁ , IM	10,5 SBC IR 1, IM								
	4	8, 5 DA R ₁	8,5 DA IR ₁	6, 5 OR r1, r2	6, 5 OR r1, Ir2	10, 5 OR R ₂ , R ₁	10, 5 OR IR ₂ , R ₁	10, 5 OR R ₁ , IM	10,5 OR IR 1, IM								
	5	10,5 POP R ₁	10,5 POP IR ₁	6, 5 AND r1, r2	6, 5 AND r1, Ir2	10, 5 AND R ₂ , R ₁	10, 5 AND IR ₂ , R ₁	10, 5 AND R ₁ , IM	10,5 AND IR ₁ ,IM								
(X	6	6, 5 COM R ₁	6,5 COM IR ₁	6, 5 TCM r1, r2	6, 5 TCM r1, Ir2	10,5 TCM R ₂ , R ₁	10,5 TCM IR ₂ , R ₁	10, 5 TCM R ₁ , IM	10,5 TCM IR ₁ ,IM								
Upper Nibble (Hex)	7	10/12, 1 PUSH R ₂	12/14, 1 PUSH IR ₂	6, 5 TM r ₁ , r ₂	6, 5 TM r ₁ , Ir ₂	10,5 TM R ₂ , R ₁	10, 5 TM IR ₂ , R ₁	10, 5 TM R ₁ , IM	10,5 TM IR ₁ , IM			:					
Upper N	8	10,5 DECW RR1	10, 5 DECW IR ₁	12,0 LDE r1, Irr2	18,0 LDEI Ir1, Irr2												6, 1 DI
	9	6, 5 RL R ₁	6, 5 RL IR ₁	12,0 LDE r2, Irr1	18,0 LDEI Ir2,Irr1								-				6, 1 EI
	A	10, 5 INCW RR1	10,5 INCW IR ₁	6, 5 CP r ₁ , r ₂	6, 5 CP r ₁ , Ir ₂	10, 5 CP R ₂ , R ₁	10, 5 CP IR ₂ , R ₁	10, 5 CP R ₁ , IM	10, 5 CP IR 1, IM								14,0 RET
	В	6, 5 CLR R ₁	6,5 CLR IR ₁	6, 5 XOR r ₁ , r ₂	6, 5 XOR r1, Ir2	10, 5 XOR R ₂ , R ₁	10, 5 XOR IR ₂ , R ₁	10,5 XOR R ₁ , IM	10,5 XOR IR ₁ , IM								16,0 IRET
	c	6, 5 RRC R ₁	6,5 RRC IR ₁	12, 0 LDC r ₁ , Irr ₂	18, 0 LDCI Ir ₁ , Irr ₂				10, 5 LD r1, x, R2								6, 5 RCF
	D	6, 5 SRA R ₁	6, 5 SRA IR ₁	12,0 LDC r2, Irr1	18,0 LDCI Ir2, Irr1	20, 0 CALL* IRR1		20,0 CALL DA	10,5 LD r2, x, R1								6, 5 SCF
	E	6, 5 RR R ₁	6, 5 RR IR 1		6, 5 LD r1, IR2	10, 5 LD R ₂ , R ₁	10, 5 LD IR ₂ , R ₁	10,5 LD R ₁ , IM	10,5 LD IR ₁ , IM								6,5 CCF
	F	8, 5 SWAP R ₁	8,5 SWAP IR ₁		6, 5 LD Ir1, r2		10, 5 LD R ₂ , IR ₁							↓			6, 0 NOP
Bytes Instru			2			Lower Opcode Nibble					-	2			3		ı
				pper	rcles	10,5	Pipel: Cycle					R r : R ₁	gend: = 8-Bit A = 4-Bit Ac orr ₁ = D	idress St Addres	38		
				code — bble	* A	CP R ₂ , R ₁		monic				Se	or r ₂ = S				
				Oper	First and		Secor Oper								rand, Sed eas are r		

*2-byte instruction; fetch cycle appears as a 3-byte instruction

Absolute Maximum Ratings

Voltages on all pins with respect to GND-0.3 V to +7.0 V Operating Ambient Temperature 0° C to $+70^{\circ}$ C Storage Temperature -65° C to $+150^{\circ}$ C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Test Conditions

The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the reference pin. Standard conditions are as follows:

$$\square$$
 +4.75 V \leq V_{CC} \leq +5.25 V \square GND=0 V \square 0°C \leq T_A \leq +70°C




Figure 18. Test Load 1

Figure 19. Test Load 2

Figure 20. External Clock Interface Circuit



DC Characteristics

Symbol	Parameter	Min	Max	Unit	Condition
$v_{\rm CH}$	Clock Input High Voltage	3.8	V _{CC}	V	Driven by External Clock Generator
$V_{\rm CL}$	Clock Input Low Voltage	-0.3	0.8	V	Driven by External Clock Generator
v_{IH}	Input High Voltage	2.0	$v_{\rm CC}$	V	
$V_{\rm IL}$	Input Low Voltage	-0.3	8.0	V	
$v_{\rm RH}$	Reset Input High Voltage	3.8	$v_{\rm CC}$	V	
v_{RL}	Reset Input Low Voltage	-0.3	0.8	V	
v_{OH}	Output High Voltage	2.4		V	$I_{OH} = -250 \mu A$
$v_{\rm OL}$	Output Low Voltage		0.4	V	$I_{OL} = +2.0 \text{ mA}$
I_{IL}	Input Leakage	-10	10	μ A	$0 \text{ V} \leq \text{ V}_{\text{IN}} \leq +5.25 \text{ V}$
I_{OL}	Output Leakage	-10	10	μ A	$0 \text{ V} \leq \text{V}_{\text{IN}} \leq +5.25 \text{ V}$
I_{IR}	Reset Input Current		- 50	μ A	$V_{\rm CC} = +5.25 \text{ V}, V_{\rm RL} = 0 \text{ V}$
I_{CC}	V _{CC} Supply Current		120	mA	
I_{MM}	V _{MM} Supply Current		10	mA	Power Down Mode
V_{MM}	Backup Supply Voltage	3	$v_{\rm cc}$	V	Power Down

External I/O or Memory Read and Write Timing

			Z80	6E11	Z86	EllA	
No	Symbol	Paramter	Min	Max	Min	Мах	Notes*†
1	TdA(AS)	Address Valid to AS ↑ Delay	50		35		1,2,3
2	TdAS(A)	AS ↑ to Address Float Dealy	70		45		1,2,3
3	TdAS(DR)	AS ↑ to Read Data Required Valid		360		220	1,2,3,4
4	TwAS	AS Low Width	80		55		1,2,3
5	TdAz(DS)	Address Float to DS ↓	0		0		1
6-	TwDSR	—DS (Read) Low Width—————	250		 185		-1,2,3,4
7	TwDSW	DS (Write) Low Width	160		110		1,2,3,4
8	TdDSR(DR)	DS ↓ to Read Data Required Valid		200		130	1,,2,3,4
9	ThDR(DS)	Read Data to DS↑ Hold Time	0		0		1
10	TdDS(A)	DS ↑ to Address Active Delay	70		45		1,2,3
11	TdDS(AS)	DS ↑ to AS ↓ Delay	70		55		1,2,3
12-	TdR/W(AS)	—R/W Valid to AS ↑ Delay ————	50		30		- 1,2,3
13	TdDS(R/W)	DS ↑ to R/W Not Valid	60		35		1,2,3
14	TdDW(DSW)	Write Data Valid to DS (Write) ↓ Delay	50		35		1,2,3
15	TdDS(DW)	DS ↑ to Write Data Not Valid Delay	70		45		1,2,3
16	TdA(DR)	Address Valid to Read Data Required Valid	id	410		255	1,2,3,4
17	TdAS(DS)	ĀS↑ to DS↓ Delay	80		55		1,2,3

- 1. Test Load 1
- 2. Timing numbers given are for minimum TpC.
- 3. Also see clock cycle time dependent characteristics table.
- 4. When using extended memory timing add 2 TpC.
- 5. All timing references use 2.0 V for a logic "1" and 0.8 V for
- a logic "0".

 * All units in nanoseconds (ns).
- † Timings are preliminary and subject to change.




Figure 21. External I/O or Memory Read/Write



Additional Timing Table

			Z86 1	E11	Z86E	11 A	
No	Symbol	Paramter	Min	Мах	Min	Max	Notes*†
1	TpC	Input Clock Period	125	1000	83	1000	1
2	TrC, TfC	Clock Input Rise And Fall Times		25		15	1
3	TwC	Input Clock Width	37		26		1
4	TwTinL	Timer Input Low Width	100		70		2 ·
5—	—TwTinH——	—Timer Input High Width————	3TpC		—3TpC—		 2
6	TpTin	Timer Input Period	8TpC		8TpC		2
7	TrTin, TfTin	Timer Input Rise And Fall Times		100		100	2
8a	TwIL	Interrupt Request Input Low Time	100		70		2,3
8b	TwIL	Interrupt Request Input Low Time	3TpC		3TpC		2,3
9	TwIH	Interrupt Request Input High Time	3TpC		3ТрС		2,3

- 3. Interrupt request via Port 3 (P3₁-P3₃).
 4. Interrupt request via Port 3 (P3₀).

 * Units in nanoseconds (ns).

 † Timings are preliminary and subject to change.




Figure 22. Additional Timing

^{1.} Clock timing references uses 3.8 V for a logic "1" and 0.8 V for a logic "0".

2. Timing reference uses 2.0 V for a logic "1" and 0.8 V for a logic "0".

Handshake Timing

			Z86E	:11	Z86	EllĀ	
No	Symbol	Paramter	Min	Мах	Min	Мах	Notes*†
1	TsDI(DAV)	Data In Setup Time	0		0		
2	ThDI(DAV)	Data In Hold Time	230		160		
3	TwDAV	Data Available Width	175		120		
4	TdDAVIf(RDY)	DAV ↓ Input to RDY ↓ Delay		175		120	1,2
5—	-TdDAVOf(RDY)-	— DAV ↓ Output to RDY ↓ Delay———	0		0		1,3
6	TdDAVIr(RDY)	DAV ↑ Input to RDY ↑ Delay		175		120	1,2
7	TdDAV0r(RDY)	DAV ↑ Output to RDY ↑ Delay	0		0		1,3
8	TdDO(DAV)	Data Out to DAV ↓ Delay	50		30		1
9	TdRDY(DAV)	Rdy ↓ Input to DAV ↑ Delay	0	200	0	140	1

- 1. Test Load 1
- Input handshake
 Output handshake

- 4. All timing regerences use 2.0 V for a logic "1" and 0.8 V for
- a logic "0".

 * Units in nanoseconds (ns).
- † Timings are preliminary and subject to change.




Figure 23a. Input Handshake




Figure 23b. Output Handshake

Clock-Cycle-Time-Dependent Characteristics

Number	Symbol	Z86E11 Equation	Z86E11A Equation
1	TdA(AS)	TpC-75	TpC-50
2	TdA(AS)	TpC-55	TpC-40
3	TdAS(DR)	4TpC-140*	4TpC-110*
4	TwAS	TpC-45	TpC-30
6	TwDSR—	3TpC-125*	3TpC-65*
7	TwDSW	2TpC-90*	2TpC-55*
8	TdDSR(DR)	3TpC-175*	3TpC-120*
10	Td(DS)A	TpC-55	TpC-40
11	TdDS(AS)	TpC-55	TpC-30
12	TdR/W(AS)	TpC-75	TpC-55
13	TdDS(R/W)	TpC-65	TpC-50
14	TdDW(DSW)	TpC-75	TpC-50
15	TdDS(DW)	TpC-55	TpC-40
16	TdA(DR)	5TpC-215*	5TpC-160*
17	TdAS(DS)	TpC-45	TpC-30

^{*} Add 2TpC when using extended memory timing.

Ordering Information

Туре	Package	Temp.	Clock	Description
Z86E11 D1 Z86E11 D6	Ceramic Ceramic	0/+70°C -40/+85°C	8 MHz	4K EPROM Microcomputer
Z86E11A D1 Z86E11A D6	Ceramic Ceramic	0/+70°C -40/+85°C	12 MHz	





Preliminary Data

Z8 8K EPROM Microcomputer

- Complete microcomputer, 4K bytes of EPROM, 240 bytes of RAMm 32 I/O lines, and up to 56K bytes addressable external space each for program and data memory. Fully compatible with standard ROM version.
- 256-byte register file, including 236 general-registers, four I/O port registers, and 16 status and control registers.
- \blacksquare Minimum instruction execution time 1 μs at 12 MHz.
- Vectored priority interrupts for I/O, counter/timers, and UART.
- Full-duplex UART and two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler.
- Register Pointer so that short, fast instructions can access any of nine working-register groups in 1.5 μs (8MHz).

- On-chip oscillator which accepts crystal or external clock drive.
- Low-power standby option which retains contents of general-purpose registers.
- Single +5 V power supply all pins TTL compatible.
- Two Eprom programming modes:
 - Eprom-like, using a standard Eprom programmer,
 - Autoprogram, self-programming during normal program execution.
 - An on-chip ROM provides a Program/ Verify facility to allow a simple and time-efficient self-program operation.
- Integrated programmable protection avoids EPROM content read-out.
- Available in 8 and 12 MHz versions.




Figure 1. Logic Functions

Figure 2. Pin Configuration

General Description

The Z86E21 microcomputer is an EPROM member of the Z8 family; completely developed by SGS, it maintains the sophisticated architecture and full compatibility with the currently available ROM-based units.

It can be configured as a stand-alone microcomputer with 8K bytes of internal EPROM, or as a traditional microcomputer that manages up to 112K bytes of external memory, or as a parallel-processing element in a system with other processors and peripheral controllers.

The 8K×8 on-board EPROM can be programmed in two modes, Eprom-like and Autoprogram. In Eprom-like, the programming procedure is similar to that for

a M2764, with the only exception being for the programming voltage which must be 12.5 V related to the SGS NMOS-E3 used technology. Autoprogram permits byteprogramming during normal microcomputer program execution.

An important facility is the programmable read-out protections which allow the user to inhibit external access to proprietory program code by programming 2 non-volatile transistors. These locks can be reset only by erasing the entire EPROM array.

For its characteristics, the Z86E21 can be considered as a low cost development tool for the Z8 microcomputer family.

Architecture

Z86E21 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z86E21 fulfills this with 32 pins dedicated to input/output. These lines are grouped into four ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, address/data bus for interfacing external memory, and address, data and selections in EPROM mode.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the Z86E21 can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer to a microprocessor that can address 112K bytes of external memory (Figure 3).

Three basic address spaces are available to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The 256-byte random-access register file is composed of 236 general-purpose registers, four I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.

An autoprogram logic permits Eprom byteprogramming during the normal microcomputer program execution, using the STORE constant isntruction.

This permits the microcomputer to look at the contents of the working register's register for an external RAM allocated to the program memory space, addressed using two of the register file registers. The renamed external RAM was expressly developed for the Autoprogram function, thus it is externally inaccessible.

Architecture (Continued)




Figure 3. Block Diagram

Pin Description

P0₀-P0₇. I/O Port Lines (input/outputs, TTL compatible). 8 lines Nibble Programmable that can be configured under program control for I/O or external memory interface and, A_0 - A_7 in EPROM mode. P0₇ can be configured as Read-out protection in memory expansion mode (PROTB), applying a high voltage level (10 V)

Pl₀-Pl₇. I/O Port Lines (input/outputs, TTL compatible). 8 lines Byte Programmable that can be configured under program control for I/O or multiplexed address (A_0 - A_7) and data (D_0 - D_7) lines used to interface with program/data memory, and O_0 - O_7 in EPROM mode. Pl₀ can be configured as Read-out

protection in Testing-mode and EPROM-mode (PROTA), applying a high voltage level (10 V).

P2_0-P2_1. I/O Port Lines (input/outputs, TTL compatible). 8 lines Bit Programmable where the 4 less significant bits can be configured as A_8 - A_{11} in EPROM mode.

P30-P37. I/O Port Lines (TTL compatible) 4 lines input (P30-P33), 4 lines output P34-P37). They can also be configured as control lines. In EPROM mode: P32 becomes EPM (Epromlike) when a high voltage level (\geqslant 7 V) is applied, P33 becomes $\overline{\text{V}}_{\text{pp}}$ (12.5 V \pm 300 mV), P34 becomes $\overline{\text{CE}}$ to perform program enable/verify.

Pin Description (Continued)

AS. Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of \overline{AS} . Under program control, \overline{AS} can be placed in the high-impedance state along with ports 0 and 1, Data Strobe and Read/Write.

DS. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

RESET. Reset (input, active Low). RESET

initializes the Z86E21. When $\overline{\text{RESET}}$ is deactivated, program execution begins from internal program location $000C_H$.

 $\mathbf{R}/\overline{\mathbf{W}}$. Read/Write (output). R/ $\overline{\mathbf{W}}$ is Low when the Z86E21 is writing to external program or data memory.

XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a series-resonant crystal (8 MHz maximum) or an external single-phase clock (8 MHz maximum) to the on-chip clock oscillator and buffer.

Address Spaces

Program Memory. The 16-bit program counter addresses 64K bytes of program memory space. Program memory can be located in two areas: one internal and the other external (Figure 4). The first 8192 bytes consist of on-chip EPROM. At addresses 8192 and greater, the Z86E21 executes external program memory fetches.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts.

Data Memory. The Z86E21 can address 56K bytes of external data memory beginning at locations 8192 (Figure 5). External data memory may be included with or separated from the external program memory space. $\overline{\rm DM}$, an optional I/O function that can be programmed to appear on pin P3₄, is used to distinguish between data and program memory space.

Register File. The 256-byte register file includes four I/O port registers (R0-R3), 236 general-purpose registers (R4-R127) and 16

control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 6.

Z86E21 instructions can access registers directly or indirectly with an 8-bit address field. The Z86E21 also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (Figure 7). The Register Pointer addresses the starting location of the active working-register group.

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between locations 8192 and 65535. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 236 general-purpose registers (R4-R127).

Address Spaces (Continued)




Figure 4. Program Memory Map




Figure 6. The Register File




Figure 5. Data Memory Map




Figure 7. The Register Pointer

Serial Input/Output


Port 3 lines P3₀ and P3₇ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0, with a maximum rate of 62.5K bits/second.

The Z86E21 automatically adds a start bit and two stop bits to transmitted data (Figure 8). Odd parity is also available as an option. Eight data bits are always transmitted,

regardless of parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request (IRQ₄) is generated on all transmitted characters.

Received data must have a start bit, eight

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.



Counter/Timers

The Z86E21 contains two 8-bit programmable counter/timers (T_0 and T_1), each driven by its own 6-bit programmable prescaler. The T_1 prescaler can be driven by internal ox external clock sources; however, the T_0 prescaler is driven by the internal clock only.

The 6-bit prescaler can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request— IRQ_4 (T_0) or IRQ_5 (T_1)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode) or to automatically reload

the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T_1 is user-definable and can be the internal microprocessor clock (4 MHz maximum) divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock (1 MHz maximum), a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascated by connecting the T_0 output to the input of T_1 . Port 3 line $P3_6$ also serves as a timer output (T_{OUT}) through which T_0 , T_1 or the internal clock can be output.

I/O Ports

in EPROM mode.

The Z86E21 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

All the ports assume different configurations

Port 1 can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port 1 may be placed under handshake control. In this configuration, Port 3 lines $P3_3$ and $P3_4$ are used as the handshake contols RDY_1 and \overline{DAV}_1 (Ready and Data Available).

Memory locations greater than 4096 are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port 1 can be placed in the high-impedance state along with Port 0, $\overline{\rm AS}$, $\overline{\rm DS}$ and R/ $\overline{\rm W}$, allowing the Z86E21 to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning P33 as a Bus Acknowledge input and P34 as a Bus Request output.




Figure 9a. Port 1

Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines

lines $P3_2$ and $P3_5$ are used as the handshake controls \overline{DAV}_0 and RDY_0 . Handshake signal assignment is dictated by the I/O direction of the upper nibble $P0_4$ - $P0_7$.

For external memory references, Port 0 can provide address bits $A_8\text{-}A_{11}$ (lower nibble) or $A_8\text{-}A_{15}$ (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing. When Port 0 nibbles are defined as address bits, they can be set to the high-impedance state along with Port 1 and the control signals \overline{AS} , \overline{DS} and R/\overline{W} .




Figure 9b. Port 0

Port 2 bits can be programmed independently as input or output. This port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines $P3_1$ and $P3_6$ are used as the handshake controls lines \overline{DAV}_2 and RDY_2 . The handshake signal assignment for Port 3 lines $P3_1$ and $P3_6$ is dictated by the direction (input or output) assigned to bit 7 of Port 2.




Figure 9c. Port 2

I/O Ports (Continued)

Port 3 lines can be configured as I/O or control lines. In either case, the direction of the eight lines is fixed as four input $(P3_0-P3_3)$ and four output $(P3_4-P3_7)$. For serial I/O, lines $P3_0$ and $P3_7$ are programmed as serial in and serial out respectively.

Port 3 can also provide the following control functions: handshake for Ports 0, 1 and 2 (\overline{DAV} and RDY); four external interrupt request signals (IRQ_0 - IRQ_3); timer input and output signals (T_{IN} and T_{OUT}) and Data Memory Select (\overline{DM}).




Figure 9d. Port 3

Interrupts

The Z86E21 allows six different interrupts from eight sources: the four Port 3 lines P30-P33, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All 286E21 interrupts are vectored. When an interrupt request is granted, and interrupt machine cycle is entered. This disables all

subsequent interrupts, saves the Program Counter and status flags, and branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

Clock

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended capacitors ($C_1 \le 15$ pF) from each pin to

ground. The specifications for the crystal are as follows:

- AT cut, series resonant
- Fundamental types, 8/12 MHz maximum.
- Series resistance, $R_s \leq 100 \Omega$.

Power Down Standby Option

The low-power standby mode allows power to be removed without losing the contents of the 236 general-purpose registers. This mode is available to the user as a bonding option whereby pin 2 (normally XTAL2) is replaced by the V_{MM} (standby) power supply input. This necessitates the use of an external clock generator (input = XTAL1) rather than a crystal source.

The removal of power, whether intended or due to power failure, must be preceded by a software routine that stores the appropriate status into the register file. Figure 10 shows the recommended circuit for a battery back-up supply system.




Figure 10. Recommended Driver Circuit for Power Down Operation

EPROM Mode

Eprom-like programming. In this mode, the microcomputer memory is programmed, using a standard Eprom Programmer, with the same procedure as for our M2764 (64K EPROM). This has been made possible by the following Z86E21 configuration, where P1₀-P1₇ are used as 8-bit I/O data (0₀-0₇), P0₀-P0₇ and P2₀-P2₃ are used as 12-bit Addresses (A₀-A₁₁); the microcomputer must be in Reset state, forcing the related pin to GND, and the clock must be active for the complete operation.

Three other pins are available for that purpose: the EPM pin on port $P3_2$, which allows the microcomputer to recognize the Eprom-like condition when a high voltage ($\geqslant 7$ V) is applied; the Vpp pin on port $P3_3$, which is used to furnish programming voltage fixed on 12.5 V \pm 300mV; and the $\overline{\text{CE}}$ pin on port $P3_4$, which is used to perform program enable/verify.

For a correct microcomputer set-up the $V_{\rm CC}$ must be applied at least 100 ms before the programming procedure starting (Figure 11).

A simple interface board, described in Figure 12, allows programming to be carried out through use of a standard Epromprogrammer.




Figure 11. Set-up Waveforms




Figure 12. EPROM Programmer Interface Board

Autoprogramming. This mode permits programming one byte of the on-chip Eprom during normal microcomputer program execution. The instruction to be used is the Load Constant LCD @RR1,R2 (operating code D2).

This instruction allows the standard Z8 to load the contents of the working register to an external RAM memory allocated in the program memory space, addressed by a working register pair. The Z86E21 uses this instruction also to program the 4K bytes on-chip Eprom.

Addressing one of the on-chip Eprom bytes, using this instruction, the programming operation takes place when an high voltage level on the Vpp pin (12.5 V \pm 300mV) is applied.

In this case, both the address and the data memory are internally stored for the necessary programming time, where the time is defined by the execution of 1024 NOP operations (1 NOP operation = 12 clock pulses). The programming time is contained between 1ms (12 MHz clock) and 12 ms (1 MHz clock).

As just mentioned, during this time, the CPU is internally forced to execute NOP instructions (operating code FF), while a RET instruction (operating code AF) is automatically executed at the end of programming.

For a correct program, restart is necessary to save the address of the Load Constant (LDC) next instruction in the Stack. This can be done by loading into the Stack the return address calling a Subroutine like follow, where, to permit a correct return to the main program, it is necessary to disable the interrupt before LDC execution.

DI
CALL WRITE
EI
......
WRITE LDC @RR1,R2

Programming Facility. The most flexible way for on-chip Eprom programming is, as

we know, the use of a standard Epromprogrammer, selecting the Eprom-like facility, and using an appropriate interface board (Figure 12).

If, however, the planned operation is only a particular memory loading into the on-chip Eprom, it is possible to perform this operation in a much simpler way, using a board which allows the Z86E21 to read and load the renamed particular memory, using the autoloading procedure.

The software required for this operation is stored in the Z86E21 Test-memory (inaccessible). Figure 13 shows the autoloading program flow-chart.

When the microcomputer is forced in Test mode by applying a high voltage level (≥ 7 V) on the Reset pin, ports P0 and P1 are configured as Address/Data to access the external memories.

At this point, a test on port P2 is executed to decide if the on-chip Eprom autoloading is to be executed. This facility is accessed by forcing the values $40_{\rm H}$ or $41_{\rm H}$ on port P2 to execute, respectively, the Verify or Autoloading routine.

Consequently, the registers required for the operation are initialized, the data to be compared or stored is read, and the routine chosen is executed.

The Autoloading routine is an intelligent programming which executes a number of overwriting cycles equal to three times the number of programming cycles required to perform a correct byte programming (up to a maximum of 25). In this way, the on-chip Eprom programming time is optimized and equal to 25 sec. with an 8 MHz clock.

The verify routine is simply a byte-byte comparison between the external memory and the on-chip Eprom.

A possible failure, whether in Autoloading or Verify, produces a High logical level forced on P37. Similarly, when the operation is finished, the positive conclusion is underlined, bringing P35 High. An Autoloading/Verify Board diagram is shown in Figure 14, where the Vpp line control is necessary to not allow high voltage into the device when it has not yet been supplied.




Figure 13. Autoloading Flow Chart




Figure 14. Autoloading/Verify Board

Memory Read-Out Protection. The protection, once activated, blocks reading memory content. Such reading can be carried out in two ways:

- Entering Test Mode you can execute an external memory program which allows the on-chip Eprom reading through LOAD instructions execution.
- Entering Eprom-like Mode, using the Verify facility.

Programming the first protection bit blocks reading in these two conditions (PROTA on port Pl_0).

Another protection bit (PROTB on port PO₇) can be activated when the Z86E21 is in external memory configuration. This protection prevents software

manipulation of the external memory from who decides to read the on-chip memory content for a complete understanding of the user application board.

When the Z86E21 works in external memory facility the ports P0 and P1 are configurated as Address/Data bus, so that the external memory instructions can be executed during the normal microcomputer operation. These instructions can be also an appropriate routine able to pull out the all on-chip memory content using LOAD instructions. When the protection is activated, each reading attempt of the internal memory content, using LOAD instructions, is vainificated because the data out will be always "FF".

In consequence this protection activation inhibit the LOAD instructions execution from external to internal memory. To overcome this problem is necessary to call a "READ" routine written in on on-chip memory space.

The protections are activated by programming 2 non-volatile transistors simply forcing 10 V for a time more than 100 ms on the desired pin, on condition that the microcomputer is in Reset state, the Clock signal is present and the EPM pin is not set.

If a complete protection is desired, both protections must be programmed.

A simple board diagram for read-out protection activation is shown in Figure 15.




Figure 15. Read-out Protection Activation Diagram

Instruction Set Notation

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

IRR Indirect register pair or indirect workingregister pair address

Irr Indirect working-register pair only

X Indexed address

DA Direct addressRA Relative address

IM Immediate

R Register or working-register address

Working-register address only

IR Indirect-register or indirect working-register

Ir Indirect working-register address only

RR Register pair or working register pair address

Symbols. The following symbols are used in describing the instruction set.

dst Destination location or contents

src Source location or contents cc Condition code (see list)

@ Indirect address prefix

SP Stack pointer (control registers 254-255)

PC Program counter

FLAGS Flag register (control register 252)

RP Register pointer (control register 253)

IMR Interrupt mask register (control register 251)
Assignment of a value is indicated by the symbol «←». For example,

det ← det + erc

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr(n)" is used to refer to bit "n" of a given location. For example,

dst (7)

refers to bit 7 of the destination operand.

Flags. Control Register R252 contains the following six flags:

C Carry flag b₇ b₀

Z Zero flag C Z S V D 11 F2 F1

S Sign flag

V Overflow flagD Decimal-adjust flag

Half-carry flag

F1 user

Affected flags are indicated by:

Cleared to zero

Set to one

Н

* Set or cleared according to operation

Unaffected

× Undefined




Condition Codes

Value	Mneomonic	Meaning	Flags Set
1000		Always true	•••
0111	С	Carry	C = 1
1111	NC	No carry	C = 0
0110	Z	Zero	Z = 1
1110	NZ	Not zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No overflow	V = 0
0110	EQ	Equal	Z=1
1110	NE	Not equal	Z = 0
1001	GE	Greater than or equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater than	[Z OR (S XOR V)] = 0
0010	LE	Less than or equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned greater than or equal	C = 0
0111	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1
0000		Never true	••••

Instruction Formats



One-Byte Instruction



Two-Byte instruction


Three-Byte instruction


Figure 16. Instruction Formats

Instruction Summary

Instruction	Addr N	lode	Opcode	Flags Affected					
and Operation	dst	src	Byte (Hex)	c	Z	S	٧	D	H
ADC dst,src dst - dst + src + C	(Note	1)	10	*	*	*	*	0	٠
ADD dst, src, dst - dst + src	(Note	1)	0□	•	•	•	*	0	•
AND dst,src dst dst AND src	(Note	1)	5□	-	•	*	0	-	-
CALL dst SP - SP - 2 @SP - PC; PC - d	DA IRR Ist		D6 D4	-	-	-	-	-	-
CCF C - NOT C			EF	٠	-	-	-	-	-
CLR dst dst - 0	R IR		B0 B1	-	-	-	-	-	-
COM dst dst - NOT dst	R IR		60 61	_	•	•	0	_	_
CP dst,src dst - src	(Note	1)	A 🗆	•	•	*	*	-	-
DA dst dst - DA dst	R IR		40 · 41	•	*	•	X	-	-
DEC dst dst - dst - 1	R IR		00 01	-	*	*	*	-	-
DECW dst dst - dst - l	RR IR		80 81	_	*	*	*	-	-
DI IMR (7) ← 0			8F	_	_	_	_	_	_
DJNZ r,dst $r + r - 1$ if $r \neq 0$ PC + PC + dst Range: +127, -128	RA		rA r=0-F	-	-	-	-	-	-
EI IMR (7) — 1			9F	-	-	_	-	-	-
INC dst dst dst + 1	r R IR		rE r=0-F 20 21	-	•	*	*	-	-
INCW dst dst - dst + 1	RR IR		A 0 A 1	_	*	*	*	-	-
IRET FLAGS - @ SP; SP PC - @ SP; SP - S			BF) - 1	*	•	•	*	•	•
JP cc,dst if cc is true PC - dst	DA IRR		cD c=0-F 30	_	_	_	-	_	-
IR cc,dst if cc is true, PC - PC + dst	RA		cB c=0-F	-	-	-	-	-	-
Range: +127, -128									

Addr	Mode	Opcode	Flags Affected				
dst	STC	(Hex)	CZSVDH				
r	Im	rC					
r	R	r8					
R	r						
r	Х						
X	r	D7					
r			15				
Ř	IR	E 5					
Ŕ	Im	E 6					
İrr	r	D2					
Ir	Irr	C3					
	Ir	D3					
r	Irr	82					
lrr	r	92					
Ir	Irr	83					
	ir	93					
		FF					
()1	. 11						
(No	te 1)	4⊔	- * * 0				
R		50					
ĬŔ		51					
	R	70					
- src	IR	71					
		CF	0				
SP + 2		AF					
¬ p							
IR LE		91					
R		10	* * * * = =				
- 11/							
			* * * *				
- 1U							
			* * * *				
- IU -							
(No	te l)	3□	* * * * 1 *				
		DF	1				
		D0	* * * 0				
¬ R							
	r X Y I'R R R R R R R R R R R R R R R R R R R	r Im r R R r r Irr Irr Irr Irr Irr Irr Irr I	dst src Byte				





Instruction	Addr l	Mode	Opcode	Flags Affected					
and Operation	dst	src	Byte (Hex)	С	Z	S	٧	D	H
SRP src RP - src		Im	31	-	-	-	-	-	-
SUB dst,src dst - dst - src	(Note	1)	2□	*	*	*	*	1	*
SWAP dst	R IR		F0	Х	*	*	Х	-	-

Instruction	Addr 1	4ode	Opcode	Flags Affected					
and Operation	dst	src	Byte (Hex)	C	Z	s v	D H		
TCM dst,src (NOT dst) AND src	(Note	1)	6□	-	*	• 0			
TM dst, src dst AND src	(Note	1)	7□	-	*	• 0			
XOR dst,src dst - dst XOR src	(Note	1)	В□	-	*	* 0			

Addr	Mode	Lower
dst	BIC	Opcode Nibble
r	r	2
r	Ir	3
R	R	4
R	IR	5
R	IM	6
IR	IM	7

Note 1

These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a \Box in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Z86E21

Registers


R240 SIO Serial I/O Register

(FO_H; Read/Write)



R241 TMR Timer Mode Register

(Fl_H; Read/Write)



R244 T0

Counter/Timer 0 Register


(F4_H; Read/Write)



R245 PRE0

Prescaler 0 Register


(F5_H; Write Only)



R242 T1

Counter Timer 1 Register


(F2_H; Read/Write)



R246 P2M

Port 2 Mode Register


(F6H; Write Only)



R243 PRE1

Prescaler 1 Register

(F3H; Write Only)



R247 P3M

Port 3 Mode Register

(F7H; Write Only)





Figure 17. Control Registers



Registers (Continued)


R248 P01M Port 0 and 1 Mode Register

(F8_H; Write Only)



R252 FLAGS Flag Register


(FCH; Read/Write)



R249 IPR


Interrupt Priority Register

(F9_H; Write Only)



R253 RP


Register Pointer (FDH; Read/Write)



R250 IRQ

Interrupt Request Register


(FAH; Read/Write)



R254 SHP

Stack Pointer


(FEH; Read/Write)



R251 IMR

Interrupt Mask Register

(FBH; Read/Write)



R255 SPL Stack Pointer

(FFH; Read/Write)




Figure 17. Control Registers (Continued)

Орс	ode	Мар						Low	er Nibbl	• (Hex)							
		0	1	2	3	4	. 5	6	7	8	9	A	В	С	D	E	F
	0	6, 5 DEC R ₁	6,5 DEC IR ₁	6, 5 ADD 11, 12	6, 5 ADD r1, Ir2	10, 5 ADD R ₂ , R ₁	10, 5 ADD IR ₂ , R ₁	10, 5 ADD R ₁ , IM	10, 5 ADD IR ₁ , IM	6,5 LD r1, R2	6,5 LD r2, R1	12/10,5 DJNZ r1, RA	JR	6,5 LD r1,1M	12/10,0 JP cc, DA	6,5 INC	
	1	RLC R1	6,5 RLC IR ₁	6,5 ADC 11,12	6, 5 ADC r1, lr2	10, 5 ADC R ₂ , R ₁	10, 5 ADC IR 2, R1	10, 5 ADC R ₁ , IM	10,5 ADC IR1,IM								
	2	6,5 INC R ₁	6,5 INC IR ₁	6, 5 SUB r1, r2	6, 5 SUB r1, Ir2	10, 5 SUB R ₂ , R ₁	10, 5 SUB IR ₂ , R ₁	10, 5 SUB R ₁ , IM	10, 5 SUB IR ₁ , IM								
	3	8, 0 JP IRR ₁	6, 1 SRP IM	6,5 SBC 11,12	6, 5 SBC r1, Ir2	10, 5 SBC R ₂ , R ₁	10, 5 SBC IR ₂ , R ₁	10, 5 SBC R ₁ , IM	10, 5 SBC IR 1, IM								
	4	8,5 DA R ₁	8, 5 DA IR ₁	6, 5 OR r1, r2	6, 5 OR r1, Ir2	10, 5 OR R ₂ , R ₁	10, 5 OR IR ₂ , R ₁	10, 5 OR R ₁ , IM	10, 5 OR IR 1, IM								
	5	10,5 POP R ₁	10,5 POP IR ₁	6, 5 AND r1, r2	6, 5 AND r1, Ir2	10, 5 AND R ₂ , R ₁	10, 5 AND IR2, R1	10, 5 AND R1, IM	10,5 AND IR1,IM								
(X	6	6,5 COM R ₁	6,5 COM IR ₁	6, 5 TCM 11, 12	6, S TCM r1, Ir2	10, 5 TCM R ₂ , R ₁	10, 5 TCM IR ₂ , R ₁	10, 5 TCM R ₁ , IM	10, 5 TCM IR1, IM								
Upper Nibble (Hex)	7	10/12, 1 PUSH R ₂	12/14, 1 PUSH IR ₂	6,5 TM r1, r2	6, 5 TM r ₁ , Ir ₂	10, 5 TM R ₂ , R ₁	10,5 TM IR ₂ ,R ₁	10, 5 TM R ₁ , IM	10, 5 TM IR ₁ , IM							-	
Upper N	8	10,5 DECW RR1	10,5 DECW IR ₁	12,0 LDE r1, lrr2	18,0 LDEI Ir1, Ir12												6, 1 DI
	9	6,5 RL R ₁	6,5 RL IR ₁	12,0 LDE r2, Irr1	18,0 LDEI Ir2, Irr1		-										6, 1 EI
	A	10,5 INCW RR1	10,5 INCW IR ₁	6, 5 CP r1, r2	6,5 CP r ₁ , Ir ₂	10, 5 CP R ₂ , R ₁	10,5 CP IR ₂ , R ₁	10, 5 CP R ₁ , IM	10, 5 CP IR ₁ , IM								14,0 RET
	В	6, 5 CLR R ₁	6,5 CLR IR ₁	6,5 XOR r1, r2	6,5 XOR r ₁ , Ir ₂	10,5 XOR R ₂ , R ₁	10,5 XOR IR ₂ , R ₁	10,5 XOR R ₁ , IM	10, 5 XOR IR ₁ , IM								16,0 IRET
	С	6,5 RRC R ₁	6,5 RRC IR ₁	12,0 LDC r ₁ , Irr ₂	18,0 LDCI Ir1, Irr2				10,5 LD r1, x, R2								6, 5 RCF
	D	6, 5 SRA R ₁	6,5 SRA IR ₁	12, 0 LDC r ₂ , Irr ₁	18,0 LDCI Ir2, Irr1	20,0 CALL* IRR1		20,0 CALL DA	10,5 LD 12, x, R1								6, 5 SCF
	E	6, 5 RR R1	6, 5 RR IR ₁		6, 5 LD r1, IR2	10, 5 LD R ₂ , R ₁	10,5 LD IR2, R1	10,5 LD R ₁ , IM	10,5 LD IR ₁ , IM								6,5 CCF
	F	8,5 SWAP R ₁	8,5 SWAP IR ₁		6, 5 LD Ir 1, r2		10, 5 LD R ₂ , IR ₁										6, 0 NOP
4.1.			_					_				~					
	s per uction	•	2			Lower Opcode Nibble		Í				2			3		ì
				Exec	ution ycles	ļ.	Pipel Cycle	ine s					egend: = 8-Bit A	ddress			
			Op	pper code — bble	→ A	10, 5 CP R ₂ , R ₁	⊢ Mn•	monic				r R	= 4-Bit Ac i or r ₁ = D 2 or r ₂ = S	idress st Addres	36 88		
			141	279.2.2	First	12, H1	Secon						equence: Opcode, F	irst Opei	rand, Sec	ond Op	erand
*2-byte	instruct	tion; fetch	cycle ap	Oper pears as		nstruction	Oper	and				N	lote: The	blank ar	eas are n	ot defin	ed.

Absolute Maximum Ratings

Voltages on all pins with respect to GND $\dots -0.3 \text{ V}$ to $+7.0 \text{ V}$
Operating Ambient Temperature0°C to +70°C
Storage Temperature65°C to +150°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Test Conditions

The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the reference pin. Standard conditions are as follows:

$$□$$
 +4.75 V ≤ V_{CC} ≤ +5.25 V $□$ GND=0 V $□$ 0°C ≤ T_A ≤ +70°C




Figure 18. Test Load 1

Figure 19. Test Load 2

Figure 20. External Clock Interface Circuit



DC Characteristics

Symbol	Parameter	Min	Max	Unit	Condition
$v_{\rm CH}$	Clock Input High Voltage	3.8	v_{cc}	V	Driven by External Clock Generator
V_{CL}	Clock Input Low Voltage	-0.3	0.8	V	Driven by External Clock Generator
v_{IH}	Input High Voltage	2.0	$v_{\rm CC}$	V	
$V_{\rm IL}$	Input Low Voltage	-0.3	0.8	V	
v_{RH}	Reset Input High Voltage	3.8	$v_{\rm CC}$	V	
$V_{\rm RL}$	Reset Input Low Voltage	-0.3	0.8	V	
v_{OH}	Output High Voltage	2.4		V	$I_{OH} = -250 \ \mu A$
$v_{\rm OL}$	Output Low Voltage		0.4	V	$I_{OL} = +2.0 \text{ mA}$
I_{IL}	Input Leakage	- 10	10	μ A	$0 \text{ V} \leq \text{ V}_{\text{IN}} \leq +5.25 \text{ V}$
I_{OL}	Output Leakage	-10	10	μ A	$0 \text{ V} \leq \text{ V}_{\text{IN}} \leq +5.25 \text{ V}$
I_{IR}	Reset Input Current		- 50	μ A	$V_{CC} = +5.25 \text{ V}, V_{RL} = 0 \text{ V}$
I_{CC}	V _{CC} Supply Current		120	mA	
I_{MM}	V _{MM} Supply Current		10	mA	Power Down Mode
V_{MM}	Backup Supply Voltage	3	$v_{\rm CC}$	V	Power Down

External I/O or Memory Read and Write Timing

			Z86	E21	Z86		
No	Symbol	Paramter	Min	Max	Min	Max	Notes*†
1	TdA(AS)	Address Valid to AS ↑ Delay	50		35		1,2,3
2	TdAS(A)	AS ↑ to Address Float Dealy	70		45		1,2,3
3	TdAS(DR)	AS ↑ to Read Data Required Valid		360		220	1,2,3,4
4	TwAS	AS Low Width	80		55		1,2,3
5	TdAz(DS)	Address Float to DS ↓	0		0		1
6-	—TwDSR——	—DS (Read) Low Width——————	250		—185——		-1,2,3,4
7	TwDSW	DS (Write) Low Width	160		110		1,2,3,4
8	TdDSR(DR)	DS ↓ to Read Data Required Valid		200		130	1,2,3,4
9	ThDR(DS)	Read Data to DS ↑ Hold Time	0		0		1
10	TdDS(A)	DS ↑ to Address Active Delay	70		45		1,2,3
11	TdDS(AS)	DS ↑ to AS ↓ Delay	70		55		1,2,3
12—	TdR/W(AS)	—R/W Valid to AS↑ Delay ————	50		30		- 1,2,3
13	TdDS(R/W)	DS ↑ to R/W Not Valid	60		35		1,2,3
14	TdDW(DSW)	Write Data Valid to DS (Write) ↓ Delay	50		35		1,2,3
15	TdDS(DW)	DS ↑ to Write Data Not Valid Delay	70		45		1,2,3
16	TdA(DR)	Address Valid to Read Data Required Valid	ł	410		255	1,2,3,4
17	TdAS(DS)	ĀS↑ to DS↓ Delay	80		55		1,2,3

- 1. Test Load 1
 2. Timing numbers given are for minimum TpC.
- 3. Also see clock cycle time dependent characteristics table. 4. When using extended memory timing add 2 TpC.
- 5. All timing references use 2.0 V for a logic "1" and 0.8 V for a logic "0".
- * All units in nanoseconds (ns).
 † Timings are preliminary and subject to change.




Figure 21. External I/O or Memory Read/Write

Additional Timing Table

			Z86	E21	Z86E	21A	
No	Symbol	Paramter	Min	Max	Min	Max	Notes*†
1	TpC	Input Clock Period	125	1000	83	1000	1
2	TrC, TfC	Clock Input Rise And Fall Times		25		15	1
3	TwC	Input Clock Width	37		26		1
4	TwTinL	Timer Input Low Width	100		70		2
5-	—TwTinH——	—Timer Input High Width————	3TpC		—3ТрС—		2
6	TpTin	Timer Input Period	8TpC		8TpC		2
7	TrTin,TfTin	Timer Input Rise And Fall Times		100		100	2
8a	TwIL	Interrupt Request Input Low Time	100		70		2,3
8b	TwIL	Interrupt Request Input Low Time	3TpC		3ТрС		2,3
9	TwIH	Interrupt Request Input High Time	3TpC		3TpC		2,3

NOTES:
1. Clock timing references uses 3.8 V for a logic "1" and 0.8 V

1. Clock thinking references uses 3.5 V for a logic "1" and 0.8 V for a logic "0".

2. Timing reference uses 2.0 V for a logic "1" and 0.8 V for a logic "0".

- 3. Interrupt request via Port 3 (P3₁-P3₃).
 4. Interrupt request via Port 3 (P3₀).

 * Units in nanoseconds (ns).

 † Timings are preliminary and subject to change.




Figure 22. Additional Timing

Handshake Timing

			Z86E	21	Z861	E21A	
No	Symbol	Paramter	Min	Max	Min	Мах	Notes*†
1	TsDI(DAV)	Data In Setup Time	0		0		
2	ThDI(DAV)	Data In Hold Time	230		160		
3	TwDAV	Data Available Width	175		120		
4	TdDAVIf(RDY)	DAV ↓ Input to RDY ↓ Delay		175		120	1,2
5	-TdDAVOf(RDY)-	—DAV ↓ Output to RDY ↓ Delay——	0		0		1,3
6	TdDAVIr(RDY)	DAV ↑ Input to RDY ↑ Delay		175		120	1,2
7	TdDAV0r(RDY)	DAV ↑ Output to RDY ↑ Delay	0		0		1,3
8	TdDO(DAV)	Data Out to DAV ↓ Delay	50		30		1
9	TdRDY(DAV)	Rdy ↓ Input to DAV ↑ Delay	0	200	0	140	1

NOTES:

- 1. Test Load 1
- Input handshake
 Output handshake

- 4. All timing regerences use 2.0 V for a logic "1" and 0.8 V for a logic "0".
- * Units in nanoseconds (ns).
 † Timings are preliminary and subject to change.




Figure 23a. Input Handshake




Figure 23b. Output Handshake

Clock-Cycle-Time-Dependent Characteristics

Number	Symbol	Z86E21 Equation	Z86E21A Equation
1	TdA(AS)	TpC-75	TpC-50
2	TdAS(A)	TpC-55	TpC-40
3	TdAS(DR)	4TpC-140*	4TpC-110*
4	TwAS	TpC-45	TpC-30
6	TwDSR	3TpC-125*	3TpC-65*
7	TwDSW	2TpC-90*	2TpC-55*
8	TdDSR(DR)	3TpC-175*	3TpC-120*
10	Td(DS)A	TpC-55	TpC-40
11	TdDS(AS)	TpC-55	TpC-30
12	TdR/W(AS)	TpC-75	TpC-55
13	TdDS(R/W)	TpC-65	TpC-50
14	TdDW(DSW)	TpC-75	TpC-50
15	TdDS(DW)	TpC-55	TpC-40
16	TdA(DR)	5TpC-215*	5TpC-160*
17	TdAS(DS)	TpC-45	TpC-30

 $^{^{\}star}$ Add 2TpC when using extended memory timing.


Ordering Information


Туре	Package	Temp.	Clock	Description
Z86E21 D1 Z86E21 D6	Ceramic Ceramic	0/+70°C -40/+85°C	8 MHz	8K EPROM Microcomputer
Z86E21A D1 Z86E21A D6	Ceramic Ceramic	0/+70°C -40/+85°C	12 MHz	

Packages


Packages


40 - Lead Plastic DIP







40 - Lead Ceramic DIP (Frit-Seal)






40 - Lead Ceramic DIP (Glass lens)







Packages


44 - Leaded Plastic Chip Carrier










44 - Leadless Ceramic Chip Carrier










Quality Assurance Organization Chart



Handling

SGS has choosen a no-compromise strategy in MOS ESD protection. From wafer level to the shipping of finished units, we fully guarnatee each work station and processing of the parts. This is achieved through total adoption of shiedlding and grounding media. Final shipment is in antistatic sticks vacuum sealed, in a conductive shielding bag.

The supplier's best commitment is useless if the end user does not provide the same level of protection and care in application. Here are the the basic static control protection rules:

A - Handle all components in a static-safe work area.

B - Transport all components in static shielding containers.


To comply with the rules the following procedures must be set up.

- 1 Static control wrist strap (from a qualified source) should be worn and connected properly.
- 2 Each wor surface must be protected with a conductive mat, properly grounded.
- 3 Extensive use of conductive floor mats.
- 4 Static control shoe straps should be worn insulative footwear, such as those with crepe or thick rubber soles is worn.
- 5 Ionized air blowers are a necessary part of the protective system, to neutralize static


charges on conductive items.


- 6 Use only the grounded tip variety of soldering iron.
- 7 Single components, tubes, printed circuit cards should always be contained in static shielding bags; keep our parts in the original bags up to the very last possible point in your opertion line.
- 8 If bigger containers (tote box) are used for in-plant transport of devices op PC boards they must be electrically conductive, like the carbon loaded types.
- 9 All tools, persons, testing machines, which could contact device leads must be conductive and grounded.
- 10 Avoid the usage of high dielectric materials (like polystyrene) for subassembly construction, storage, transportation.
- 11 Follow a proper power supply sequence in testing and application. Supply voltage should be applied before and removed after input signals; insertion removal from sockets should be done with no power applied.
- 12 Filtration, noise suppression, slow voltage surges should be guaranteed on the supply lines.
- 13 Any open (floating) input pin is a potential hazard to your circuit: ground or short them to $V_{\rm DD}$ whenever possible.

MOS /CMOS STD Process Flow-Chart




MOS /CMOS STD Process Flow-Chart (Continued)





MOS /CMOS STD Visual and Electrical Final Acceptance



Production Quality Tests Description and Screenings

Process Steps	Tests	Descriptions
1	MATERIAL ACCEPTANCE	WAFER - MASKS - WIRES - FRAMES - PHOTORESIST - CHEMICALS - PREFORMS - RESIN - BONDING TOOLS - PLASTIC TUBES - GLAZED CERAMIC PARTS MULTILAYER CERAMIC PACK - GOLD PLATED CAPS
2 A	MASK ACCEPTANCE	VISUAL DIMENSIONS
3	WAFER FABRICATION INSPECTION	
	INPROCESS	PHOSPHORUS CONTENT IN P. VAPOX
		GLASSIVATION INTEGRITY (MIL-STD 883C MTH 2021)
		S.E.M. INSPECTION (MIL-STD 883C MTH 2018)
		VISUAL AND DIMENSIONAL INSPECTION (MIL STD 883C MTH 2010 COND. B)
	EQUIPMENT	CONTAMINATION
		D.I. WATER RESISTIVITY
		BACTERIOLOGICAL ANALYSIS OF THE D.I. WATER
	ENVIRONMENT	DUST COUNT HUMIDITY TEMPERATURE
5	FINISHED WAFERS VISUAL ACCEPTANCE	MIL-STD 883C MTH 2010 COND. B
7	DIE VISUAL ACCEPTANCE	MIL-STD 883C MTH 2010 COND. B
9	DIE ATTACH CONTROL	MIL-STD 883C MTH 2010 COND. B (INTERNAL VISUAL) AND MTH 2019 (DIE SHEAR STRENGHT)
	BONDING CONTROL	MIL-STD 883C MTH 2010 COND. B (INTERNAL VISUAL) AND MTH 2011 COND. D (BOND STRENGTH)
	ASSEMBLY AREA ENVIRONMENT CONTROL	DUST COUNT HUMIDITY TEMPERATURE
	EQUIPMENT	D.I. WATER RESISTIVITY
11	PRECAP ACCEPTANCE	MIL-STD 883C MTH 2010 COND B (INTERNAL VISUAL)
12	SEALING	VACUUM PREBAKE: 2 HRS AT 220°C HIGH TEMP. FINAL SEAL: 8 MINUTES ABOUT AT 450°C
	MOLDING AND STABILIZATION BAKE	STABILIZATION BAKE: 8 HRS AT 175°C
13	SEALING ATMOSPHERE CONTROL	MOISTURE CONTENT: < 200 PPM
	SEAL CONTROL	FINE LEAK MIL-STD 883C MTH 1014 COND. A1 HELIUM LEAK DETECTOR AFTER PRESSURIZATION IN HE FOR 2 HRS AT 4 ATM LIMIT: 5×10-8 CC/S FOR ICV* < 0.4 CC 2×10-7 CC/S FOR ICV > 0.4 CC * (ICV = INTERNAL CAVITY VOLUME)

Production Quality Tests Description and Screenings (Continued)

Process Steps	Tests	Descriptions
		GROSS LEAK MIL-STD 883C MTH 1014 COND. C (FLUOROCARBON GROSS LEAK) 5 TORR VACUUM FOR 1 HR EXCEPT FOR ICV > 0.1 CC FOLLOWED BY PRESSURIZATION IN MINERAL OIL AT: 4 ATM FOR 2 HRS FOR ICV < 0.1 CC OR 4 ATM FOR 10 H FOR ICV > 0.1 CC AND SUBSEQUENT IMMERSION IN MINERAL OIL AT Tamb = 125°C
	LID TORQUE CONTROL	CERAMIC PACKAGES ONLY MIL-STD 883C MTH 2024
15	CROPPING / BENDING CONTROL	MIL STD 883C MTH 2009
17	TIMING ACCEPTANCE	SOLDERABILITY MIL STD 883C MTH 2003 $T_{amb} = 245 + 5^{\circ}C$ FOR 5+0.5 SEC. WITH PRECONDITIONING FOR 1 HR ABOVE BOILING DIST. WATER (I.E.C. MTH AVAIL. ON REQUEST)
19	INTERNAL WATER VAPOR CONTENT CONTROL	DEW POINT MTH MIL-STD 883C MTH 1018 PROCEDURE 3-5000 PPM MAX (DEW POINT TEMPER. LESS THAN - 15°C)
20	RAW LINE ACCEPTANCE	EXTERNAL VISUAL MIL-STD 883C MTH 2009
		LID TORQUE TEST: AS PER STEP 13
		CONSTANT ACCELERATION MIL-STD 883C MTH 2001 COND. E (30,0006) YI ORIENTATION ONLY*
		SEAL CONTROL: AS PER STEP 13
21	RELIABILITY TEST (REAL TIME AND GROUP B C D TESTS)	MONITOR ON STD CLASSES, GATE ON REQUEST (TEST AND SAMPLE SIZE TO BE AGREED WITH CUSTOMER) AUDIT ON ALL FACTORIES
23	VISUAL AND ELECTRICAL FINAL ACCEPTANCE	VISUAL AND MECHANICAL INSPECTION
	STD CLASS	CUMULATIVE ELECTRICAL AND INOPERATIVE MECHANICAL FAILURES
23 A	MECHANICAL	SOLDERABILITY INSEPCTION RESISTANCE TO SOLVENT HERMETICITY (FINE AND GROSS) PHYSICAL DIMENSIONS
27	PACKING AND DOCUMENTATION ACC.ANCE	VISUAL

^{* 20,000} G FOR PACKAGES WITH CAVITY PERIMETER OF 5 CM OF MORE AND/OR WITH A MASS OF 5 GRAMS OR MORE

Reliability Group B Tests Description

Performed every week or every 3 months on raw line material and/or finished products

_		MIL-STD-883C
Test	Method	Condition
SUBGROUP 1 (1) PHYSICAL DIMENSIONS	2016	MAJOR DIMENSIONS ACCORDING TO DATA SHEET
SUBGROUP 2 (1) RESISTANCE TO SOLVENT	2015	1 MINUTE IMMERSION IN SOLVENT SOLUTION FOLLOWED BY 10 STROKES WITH A SOFT BRUSH (THE PROCEDURE SHALL BE REPEATED 3 TIMES) SOLVENT SOLUTION 2.1a ONLY FOR MOULD. PACK.
SUBGROUP 3 (1) SOLDERABILITY	2003	SOLDERING TEMPERATURE 245±5°C for 5±0.5 SEC. WITH PRECONDITIONING FOR 1 HR ABOVE BOILING DISTILED WATER AND 5 TO 10 SEC. IN ROSIN BASE FLUX
SUBGROUP 4 STEADY STATE AND OPERATING LIFE TEST	1005	1000 HRS AT Tamb = 125°C; ACCORDING TO DETAIL SPECIFICATION
END-POINT ELECTRICAL PARAMETERS		AS SPECIFIED IN THE APPLICABLE DEVICE SPEC. MEASUREMENTS AT 0, 168, 500, AND 1000 HRS
SUBGRUP 5 (HERMETIC PACKAGES ONLY) TEMPERATURE CYCLING	1010	TEST CONDITION C (10 CYCLES Tamb = -65°C TO +150°C); 10 MINUTES AT EXTREME TEMPERATURES; 5 MINUTES TRANSFER TIME
CONSTANT ACCELERATION	2001	TEST CONDITION E (30000 G) Y1 ORIENTATION ONLY (2)
SEAL (1) - FINE - GROSS	1014	TEST CONDITION Al (SEE STEP 13 PAGE 191)
END-POINT ELECTRICAL PARAMETERS		AS SPECIFIED IN THE APPLICABLE DEVICE SPEC.
SUBGROUP 6 (1) (MOULDED PACKAGES ONLY)		
PRESSURE POT		Tamb = 121°C, 2 ATM, 96 HRS
END-POINT ELECTRICAL PARAMETERS		AS SPECIFIED IN THE APPLICABLE DEVICE SPEC.
1) Dayformed weekly on finished anadusts		

¹⁾ Performed weekly on finished products.

^{2) 20000} g for package with cavity perimeter of 5 cm or more and/or with a mass of 5 grams or more

Reliability Group C Tests Description

Performed every 6 months on raw line material

		MIL-STD-883C
Test	Method	Condition
SUBGROUP 1 LEAD INTEGRITY	2004	TEST CONDITION B2 (LEAD FATIGUE) - WIRE LEADS: A FORCE OF 0.229±0.014 KG FOR THREE 90±5° ARCS ON EACH LEAD BENDING CYCLE: 2 TO 5 SEC. - DUAL-IN-LINE MOULDED PACKAGE: THREE LEADS SHALL BE BENT, 3 TIMES, SIMULTANEOUSLY FOR AT
SEAL (HERMETIC PACKAGES ONLY) - FINE - GROSS	1014	LEAST 15° PERMANENT BEND, RETURNING THEN TO THE ORIGINAL POSITION. TEST CONDITION A1 (SEE STEP 13 PAGE 191) TEST CONDITION C
	-	TEST CONDITION C
SUBGROUP 2 THERMAL SHOCK (2) (HERMETIC PACKAGES ONLY)	1011	TEST CONDITION B; 15 CYCLES (Tamb = -55°C TO +125°C) 5 MIN. AT EXTREME TEMPERATURES
TEMPERATURE CYCLING (2)	1010	TRANSFER TIME ≤10 SEC. TEST CONDITION C; 100 CYCLES (Tamb = -65°C TO +150°C) 10 MIN AT EXTREME TEMPERATURES;
MOISTURE RESISTANCE (HERMETIC PACKAGES ONLY)	1004	TRANSFER TIME 5 MINUTES 10 CYCLES OF 24 HRS; Tamb = 25°C TO 65°C RH = 80% TO 100% ONE 3 HRS CYCLE AT Tamb = -10°C
SEAL (HERMETIC PACKAGES ONLY) - FINE - GROSS	1014	TEST CONDITION A1 (SEE STEP 13 PAGE 191)
VISUAL EXAMINATION		PER VISUAL CRITERIA OF METHOD 1004 AND 1010
END-POINT ELECTRICAL PARAMETERS	-	AS SPECIFIED IN THE APPLICABLE DEVICE SPEC.
SUBGROUP 3 (HERMETIC PACKAGE ONLY)		
MECHANICAL SHOCK	2002	TEST CONDITION B; 1500 G - 0.5 MSEC 5 BLOWS IN
VIBRATION, VARIABLE FREQUENCY	2007	EACH OF THE 6 ORIENTATIONS - NOT OPERATING TEST CONDITION A; 20 G - 3 ORIENTATIONS F = 20 TO 2000 CPS; FOUR 4 MINUTES CYCLES, 48 MINUTES
CONSTANT ACCELERATION (1) SEAL - FINE - GROSS	2001 1014	TOTAL - NOT OPERATING TEST CONDITION E (30000 G), Y1 ORIENTATION ONLY TEST CONDITION A1 TEST CONDITION C (SEE STEP 13 PAGE 191)
VISUAL EXAMINATION		PER VISUAL CRITERIA OF METHOD 1011 OR 1010
END-POINT ELECTRICAL PARAMETERS		AS SPECIFIED IN THE APPLICABLE DEVICE SPEC.

^{1) 20000} grams for packages with cavity perimeter of 5 cm or more and/or mass or 5 grams or more.

²⁾ Performed weekly.

Reliability Group C Tests Description (Continued)

Performed every 6 months on raw line material

		MIL-STD-883C
Test	Method	Condition
SUBGROUP 4 SALT ATMOSPHERE	1009	TEST CONDITION A; 10 TO 50 G OF NaCl PER SQUARE METER PER DAY FOR 24 HRS Tamb = -35°C
SEAL (HERMETIC PACKAGE ONLY) - FINE - GROSS		TEST CONDITION A1 (SEE STEP 13 PAGE 191)
VISUAL EXAMINATION		PER VISUAL CRITERIA OF METHOD 1009
SUBGROUP 5 (MOULDED PACKAGES ONLY)		
HUMIDITY TEST (4)	CECC 9000	85°C/85% RH WITH BIAS, t=1000 HRS ACCORDING TO DETAIL SPECIFICATION
END-POINT ELECTRICAL PARAMETERS		AS SPECIFIED IN THE APPLICABLE DEVICE SPEC. MEASUREMENTS AT 0, 168, 500 AND 1000 HRS
SUBGROUP 6 (HERMETIC PACKAGE ONLY)		
INTERNAL WATER-VAPOR CONTENT	1018	DEW POINT METHOD-PROCEDURE 3 (5000 PPM MAX)
SUBGROUP 7		
LID TORQUE (3) (HERMETIC PACKAGES ONLY)	2024	(SEE STEP 13 PAG. 191)
SUBGROUP 8		
ELECTROSTATIC DISCHARGE SENSITIVITY	3015	$\begin{array}{l} R=1.5K\Omega\\ C=100\mathrm{pF}\\ V=ACCORDING\ TO\ DETAIL\ SPECIFICATION \end{array}$
END-POINT ELECTRICAL PARAMETERS		AS SPECIFIED IN THE APPLICABLE DEVICE SPECIFICATION

³⁾ Lid torque test shall apply only to packages which use a glass-frit-seal to lead frame, lead or package body (i.e. wherever frit seal estabilishes hermeticity or package integrity).

⁴⁾ Performed monthly.



UX8-GPFM/2



General Purpose Foundation Module for MCU Emulation

- Combined with dedicated personality packages it allows complete hardware and software development and debugging for MCUs
- Emulation memory: 8K bytes of static RAM
- Breakpoint memory: 8K bits of static RAM allowing up to 8196 breakpoints on addresses and/or data
- Real time trace memory: 1K×25 bits of static RAM allowing up to


- 1024 events to be recorded during program execution
- Personality module interface: a parallel interface with an external personality POD is provided
- Standard double euro card format fully compatible with SGS UX8-22
 Development System and with the Z8
 Emulation and Development package for IBM compatible Personal Computers

General Description

The UX8-GPFM/2 is a general purpose foundation module for MCUs emulation. It is designed to be plugged into a UX8-22 Development System and to interface with an externally connected POD.

UX8-GPFM/2 gives the user the basic and general hardware tools in order to carry out complete debugging and emulation for MCUs.

In order to set up a complete development and debugging tool for a specific single-chip microcomputer it's necessary to integrate the UX8-GPFM/2 with a specific personality package. The personality package is basically composed of a software package for cross-assembling/linking/ debugging and of an external POD for the hardware interface with the target microcomputer (see UX8-EDPZ8 data sheet for Z8 personality package general features). The basic features of the UX8-GPFM/2 include: emulation memory, breakpoint memory, real time trace memory, control logic, interface with GAMMA-BUS and a parallel interface for an external POD.






Hardware Features

- EMULATION MEMORY: the emulation memory is implemented with 8K bytes of static RAM.
 It is a dual port access memory connected from one side to the GAMMA-BUS and to the other to the interface circuitry with the external POD.
- BREAKPOINT MEMORY: the breakpoint memory is composed of 8K bits of static RAM. The memory is addressed in parallel with the emulation memory and allows some addresses to be defined as "significant" for breakpoint purposes. Up to 8192 breakpoints can be contemporarily active and breakpoint detection on a specific location can be specified in read/write/fetch/op code/generic or preset value mode.
- BREAKPOINT COUNTER: an 8 bit event counter is also provided to allow easy

- implementation of single/multi-step program execution.
- REAL TIME TRACE MEMORY: 1K × 25 bits of static RAM memory is used to record, during program execution by the emulated microprocessor, up to 1024 events, including address, data read/written, type of cycle (fetch/read/write) and interrupts.
- GAMMA-BUS INTERFACE: the interface with UX8-22 resources takes place by means of 32 contiguous I/O addresses, therefore the emulator doesn't share or request memory resources at UX8-22 level.
- POD INTERFACE: 13 address lines, 8
 data lines, 7 control lines and power
 supply lines are provided for interfacing
 with an external POD. Physical connection
 is made by means of a 50 wire flat cable.

Figure 1 - Block Diagram





Ordering Information

Туре	Description
UX8-GPFM/2	General Purpose Foundation Module for Single Chip Emulation

DOCUMENTATION: The complete technical manual with product description, schematics drawings and component layout is normally supplied with each product. Technical manuals are also available separately for purchase.

UX8-EDPZ8/2



Z8 Emulation and Development Package

- Designed to run on SGS UX8-22 Development System and to interface with UX8-GPFM/2 board (General Purpose Foundation Module) for single chip microprocessor emulation
- Composed of:
 - Z8 personality POD
 - Software development and debugging package

- Z8 personality POD: hardware interface between GPFM/2 board (installed inside UX8-22 Development System) and Z8 based target
- Software development and debugging package running on UX8-22 Development System under CP/M* 2.2, for:
 - cross assembling
 - cross linking
 - debugging


General Description

UX8-EDPZ8/2 is an advanced hardware and software emulation and development package for the Z8 single chip microcomputer.

The package has been expecially designed for the SGS UX8-22 Development System

and is composed of 2 separate items:

- Z8 personality POD
- Software development and debugging package





General Description (Continued)

The EDPZ8/2 package requires as a prerequisite at UX8-22 level the UX8-GPFM/2 Module (General Purpose Foundation Module for MCU Emulation).

The Z8 personality POD is the hardware interface between UX8-GPFM/2 and a Z8 based user target.

The software development and debugging package is formed by a cross assembler, linker loader and debugger for Z8 microcomputer; it runs on the UX8-22 under CP/M 2.2 operating system.

Using the EDPZ8/2 package the designer can develop software programs and carry out complete hardware and software debugging of Z8 based systems using the UX8-22 Development System. A simple but effective command set is provided in order to access, read and modify registers, memory and ports. Breakpoint and real time trace capabilities are also provided.

Main Features

Z8 Personality POD. Z8 Personality POD contains the Z8 development microcomputer and the interface circuits both with the GPFM/2 (the general purpose emulation board) and with the Z8 based target system. Connections take place at both sides by means of flat cables.

The POD employs the development

microcomputer Z8612, adequate for the emulation of Z8 2K ROM (Z8601) and Z8 4K ROM (Z8611).

The POD is able both to generate the clock for the development microcomputer or to use the signal of an external clock (switch selectable option).

Software Development and Debugging Package

The software development and debugging package is basically composed of MAKZ8, a program development package and Z8DBG, a debugging package.

MAKZ8 - Assembler. MAKZ8 is a powerful disk-based editor/assembler system for Z8 single chip microprocessor program development.

It includes also all the features necessary for the creation/modification of assembly languages programs for Z8 and file handling, such as:

Executive for handling all input/output operation.

Text Editor for creation and modification of

source program files.

Assembler: a relocating macroassembler with cross reference generator and linking loader.

Z8DBG - Debugger. Z8DBG is a software tool allowing complete debugging of previously assembled programs.

Its main function are:

- Control of the interface and data transfer among Z8 personality POD, the general purpose emulator GPFM/2 and system resources.
- handling of debugging session and execution of debugging comands required by the user.



Software Development and Debugging Package (Continued)

Z8DBG Command List

BAsexlold	Change/select base of numbers
Break [(options)]	Display/set breakpoint
CB [(addr) 1 (from) (to)]	
Cmp [\(\addit\) \(\addit\) [\(\cdr) \(\cdr)\)	
DL [(addr) (from) (to)]	
	Display memory in listing format
DM [(addr) (from) (to)]	Display/change program memory
$DR [\langle n \rangle \langle reg \rangle]$	Display/change registers
FM (from) (to) (pat)	Fill memory with pattern
Fr (from) (to) (pat)	Fill registers with pattern
Go [\langle from \rangle]	Start user program execution
Help	Gives this help
HWTEST	Execute Diagnostic test
Load (file) [/]	Load memory from a file
Move (from) (to) [(count)]	
Next [<steps>]</steps>	Single/multi step mode
Quit	Abandon the program
REset	Reset CPU
SAve (file) [(from)[(to)]]	
SB (addr) (from) (to)	Set address breakpoints
SEarch (from) (pat)	Search pattern in memory
SET [(options)]	Set/Display system options
$SR [\langle n \rangle \langle reg \rangle \langle value \rangle]$	Set register
Trace [<count>]</count>	Display traced execution
Use (file)	Execute command file
VE	Enter Execute screen mode
VM [(addr)]	Enter Memory screen mode
VR	Enter Register screen mode
WR	Display working register set

Ordering Information

Туре	Description
UX8-EDPZ8/2	Z8 Emulation and Development Package

DOCUMENTATION: The complete technical manual with product description, schematics drawings and component layout is normally supplied with each product. Technical manuals are also available separately for purchase.





Z8 Emulation and Development Package for IBM Compatible Personal Computers

- Designed to run on Personal Computers IBM-PC parallel bus compatible.
- Composed of:
 - GPFM/2 General Purpose Foundation Module for single chip emulator
 - Z8 personality POD
 - Bus interface board between GAMMA-BUS and IBM-BUS
 - Power Supplier (110/220V 50/60Hz)
- Software Development and Debugging package running under MS/DOS operating system for:
 - cross assembling
 - cross linking
 - debugging

- Hardware features are:
 - able to emulate Z8 2K and/or 4K ROM versions
 - 4 Kbytes of emulation memory
 - 4 Kbytes of break point memory
 - 1 Kbyte of time trace memory
 - IBM parallel bus interface
 - 8 MHz internal clock or up to 12 MHz switch selectable external clock
 - pulse output (TTL compatible) enabled every time the PC reaches a Break Point address


General Description

The EMU-Z8PC is an advanced hardware and software emulation package for the Z8 microcomputer family.

The package has been especially designed by SGS to run and interface to IBM compatible personal computers and is composed of four main parts:

- the single chip emulator box which contains the GPFM/2 (General Purpose Foundation Module), the back panel board and the main power supplier;

- the Z8 personality POD;
- the interface board:
- the Z8 Assembler, Linker and Debugger software, delivered on a 5 1/4" single side, single density, Floppy Disk.



Hardware Features

GPFM/2. The General Purpose Foundation Module is a double Eurocard format board, essentially made up of a random-access memory (RAM) with a twin access port: from one side (port), it provides the program memory required by the development microcomputer, while, on the other, it opens access to the common memory, both in read and write, to the IBM PC host computer. For more detailed explanations, reference should be made to the previous chapter (see page 199).

28 Personality POD. This is a module which contains the Z8 development microcomputer and the interface circuits both with the GPFM/2, contained in the emulation box, and with the Z8-based target system, the socket to be inserted into the user board in place of the emulated microcomputer. Connections take place on both sides by means of flat cables. The POD employs the development microcomputer Z8612 adequate for the emulation of Z8 2K ROM (Z8601) and Z8 4K ROM (Z8611). The POD is able to generate the clock for the development microcomputer or to use the signal of an external clock (switch selectable option).

Power Supply. A main power supplier for 220V/50Hz and 110V/60Hz is built inside the single chip emulator box to supply the GPFM/2 and the personality POD.

Interface Board. This allows electrical interface between the GPFM/2 board and the IBM compatible personal computer bus, converting the GAMMA-BUS running on GPFM/2 to an IBM parallel bus. This board is inserted in the internal personal computer slot with an addressing range dedicated by

the IBM personal computer to prototype card

Minimum System Configuration Required

- 64K bytes system memory
- 1 disk driver
- alphanumeric and monocromatic video

Software Development and Debugging Package. The software development and debugging package is basically composed of XMAC-Z8, a program development package and Z8DBG, a debugging package.

XMAC-Z8 - Assembler. XMAC-Z8 is a powerful disk-based editor/assembler system for Z8 single chip microcomputer program development. It includes also all the features necessary for the creation/modification of assembly language programs for Z8 and file handling, such as:

Executive for handling all input/output operation;

Text Editor for creation and modification of source program files;

Assembler a relocating macroassembler with cross reference generator and linking loader.

Z8DBG - Debugger. Z8DBG is a software too, running under the MS/DOS operating system, that allows complete debugging of previously assembled programs.

Its main functions are:

- control of the interface and data transfer among Z8 personality POD, the general purpose emulator GPFM/2 and system resources.
- handling of debugging session and execution of debugging commands required by the user.



Z8DBG Command List

······································
Change/select base of numbers
Display/set breakpoint
Clear breakpoints
Compare memory
Display memory in listing format
Display/change program memory
Display/change registers
Fill memory with pattern
Fill registers with pattern
Start user program execution
Gives this help
Execute Diagnostic test
Load memory from a file
] Move memory block
Single/multi step mode
Abandon the program
Reset CPU
Save memory into a file
Set address breakpoints
Search pattern in memory
Set/Display system options
Set register
Display traced execution
Execute command file
Enter Execute screen mode
Enter Memory screen mode
Enter Register screen mode
Display working register set

Ordering Information

Туре	Description
EMU-Z8PC	Z8 Emulation and Development Package for IBM Compatible Personal Computers

DOCUMENTATION: The complete technical manual (User, Hardware and Installation) with product description, schematics drawings and component layout is normally supplied with each product. Technical manuals are also available separately for purchase.



Double Layer P-Vapox and Si₃N₄ Glass PassivationA. Panchieri O.A. MOS DIVISION

Newly developed passivation process for NMOS/HS-CMOS devices gives improved protection to die encapsulated in plastic packages.

Process Description

The process consists of a two layer film of P-Vapox (phosphorus doped silicon oxide) and Si₃ N₄ (silicon nitride), obtained by two different masking and etching steps to avoid defects caused by lack of dieletric integrity.

The process gives good metal step coverage together with PECVD (Plasma Enhanced Chemical Vapox Deposition) to avoid cracking near metal edge and possible hillocks defects.

The double layer enables us, by means of an appropriate oversize either at the boundaries of the die side or at the bonding pad side, to ensure full sealing of the underlying P-Vapox layer.

This prevents the layer from being exposed to moisture coming from the package. Thus the probability of metal corrosion on the bonding pad due to phosphoric acid is drastically reduced.

As a result the die is provided with a very good humidity immunity.

(After metal mask) P-Vapox deposition of 4% phosphorus concentration P-Vapox mask and plasma etch Silicon nitride deposition Silicon nitride mask with oversize on bonding pad and die boundaries




Fig. 1 - Typical Microsection of Device with Nitride Passivation.




Fig. 2 - Section Along the Scribing Line.




Fig. 3 - Section Along the Pad

Reliability Results

The reliability performance in moist ambient was evaluated using both 85°C/85% RH/BIAS and 121°C Pressure Pot test:

Different products in different plastic packages were tested.

To give an idea of reliability performances obtained on products with the new passivation process, we have set out the process qualification test results in the following table:

	(CMOS Logic	3	μProc	essors	Mem	ories
	Hours	Sample	Fail	Sample	Fail	Sample	Fail
Static/Dynamic Life Test T _A = 125°C V _{CC} = std.	1000 2000 3000 4000	1355 915 600 600	0 0 0	385 385 — —	0 0 —	270 270 — —	0 0 —
Temp Humidity BIAS (85°C/85% RH) V _{CC} = std.	1000 2000 3000 4000	2000 510 0 3000 260 1 funct		240 240 — —	0 0 —	360 360 — —	0 0
Pressure Pot T _A = 121°C-2 atm	96 965 144 775 1 f 192 320 288 320		0 1 funct. 0 0	540 540 300 300	0 0 0 1 funct.	250 250 120 120	0 0 0 0

PMZ8: Z8681 in Single Board Computer Application

The PMZ8 Single Board Computer is a very small system, based on the Z8681 MCU, which is one of the ROMless version of the Z8 single chip microcomputer family.

The Z8681 offers all the outstanding features of the Z8 family architecture except the on-chip program ROM. It provides up to 16 output address lines, thus permitting an address space of up to 64K bytes of data on program memory. Available address space (up to 128K bytes) can be doubled by programming bit 4 of Port 3 (P34) to act as a data memory select output (DM). The two states of DM, together with the 16 address outputs, can define separate data and memory address spaces of up to 64K

bytes each.

The available address space is mapped into three devices, with up to 2K bytes each: one EPROM and one RAM/EPROM for the program space and one data space RAM. The EPROM contains the monitor program (the first 2K bytes), which allows the user to change the content of memory and registers, load or save the memory from and to a Host System and to run programs. The second 2K bytes of address space in the data space are further decoded to four strobe lines (WREXO/1 and RDEXO/1), which permits the addition of two 8-bit input and two 8-bit output ports externally.

Operation

Start Up. After power- on or reset, the ports, the timer and the stack pointer are initialized. No interrupt is enabled. After that, the memory device in the IC 5 socket is tested. If this device is an EPROM, the program therein is started from location 00CH; otherwise, the monitor software is entered. This auto start feature permits starting a user program without any keyboard entry.

In the user program, the location 000CH must not contain 0FFH (NOP).

Terminal. The PMZ8 can be operate with any ASCII terminal, using the following set-up:

9600 BAUD 8 DATA BITS 1 or 2 STOP BITS NO PARITY XON-XOFF PROTOCOL

No hardware handshake (CTS/RTS, etc.) is provided.

Monitor. The monitor software provides the following commands:

?	Help (display this)
c[*,/] [addr]	Change memory content
d[*,/] [addr]	Dump memory content
g[addr]	Go and execute program
1	Load from host
r[reg]	Dump or change register
s < *,/> addr, leng.	Save to host
t	Test (terminal)

Upper and lower case letters are treaded as the same. All numbers are in hexadecimal.

"*" and "/" indicate the selected memory space, where "*" is the program space and "/" is the data space.

c: Change Memory Content. The type of memory (* or /) is the last one use if not specified. The address of the location to be changed must be entered. The type of memory, the current address and the current content will be displayed, and the user may or may not enter a new value for that location. The input will be accepted after the following keys:

RETURN The new value (if any) will be stored, and the next location will be displayed.

^ The new value (if any) will be stored, and the previous location will be displayed.

The new value (if any) will be stored, and the current location will be displayed again.

The new value (if any) will be stored, and the c-Command will be terminated.

d: Dump Memory Content. The type of memory (* or /) is the last one used if not specified. If the address is not specified, then it is the address of the location which would be displayed next if the previous command was also a d-Command. The memory content is displayed in HEX, and in ASCII, if possible.

g: Go and Execute. If the address is not specified, 00CH is used.

l: Load from Host. The type of memory, the address and the length will be sent by the host.

r: Dump or Change Register Contents. If no register number is specified, then a complete dump of all registers takes place. Otherwise, the register number, the abbreviation (if any) and the current content is displayed. The software doesn't take account of write only or read only registers. The input of new values is the same as described above for the c-Command.

s: Save Memory Content to Host. The type of memory, the address and the length must be specified. The content of the specified memory block is sent in pure bynary, and the software running on the host is responsible for converting the data to HEX. No blocks longer than 2048 bytes may be transferred immediately.

Monitor Entry Points. There is a jump table at 800H, which allows the use of some of the monitor routines, as you can see opposite.

The user program may be simply terminated by return (AFH). In this case, the monitor software is re-entered.

If the configuration of the microcomputer is changed by the user's software, it must be restored before returning to the monitor.

The monitor uses only the registers from 4 to 0FH and some locations below 80H for the stack.

Address	Routine	Description
800	JP MON	Restart or start monitor
803	JP PUTC	Sends character in R7 to the terminal
806	JP GETC	Waits for character from terminal, returns it in R7
809	JP UNGETC	Ungets one character until next getc
80C	JP GETHEX	Reads HEX number from terminal until first non-HEX character is entered, returns it in RR4
80F	JP TOUP	Converts character in R7 to upper case, and stores it in R6
812	JP PRTHEX	Prints number in R6 in HEX on the terminal
815	JP PRTCRLF	Prints CR and LF on the terminal
818	JP PRTSTR	Prints string on the terminal: start address of string in RR4; bit 7 high
		in last character
81B	JP SPC1	Prints one space on the terminal
81E	JP SPC2	Prints two spaces on the terminal
821	JP SPC4	Prints four spaces on ther terminal
F0C		This is reset entry point.

Jump Table




Figure 1 - P.C. Board and Components Layout




Figure 2 - Functional Description

Single Board Computer Using Z8671

Introduction

The Z8671 single chip microcomputer is actually a Z8601 with 2K bytes of Basic/Debug interpreter masked in the chip's resident ROM space. Like the Z8601, the Z8671 has 2 counter timers with prescalers, synchronous serial communication interface with programmable baud rates. Addressing capability includes 62K bytes of external program memory, 144 bytes of on-chip register and 62K bytes of external data memory.

The Z8671 single board computer is an evaluation board which via a RS-232 link to a terminal allows the user to access the

features of the Z8601 using BASIC commands.

The evaluation board with 2K bytes of RAM on board allows immediate or program mode execution of BASIC commands.

Applications of this board ranges from microcontrollers to a tiny BASIC microcomputer. This Technical Bulletin introduces the hardware and software aspects of the Z8671 single board computer to the user. To use this board to its' full potential, the Z8 Technical Manual (O.C. DAZ8TM/2) and the Z8671 Basic/Debug Software Manual (DAZ8671SOF/1) should be read.

Installation

The Z8671 board needs +5V and ground to run all the components on the board except the 1488 EIA line driver. The 1488 needs +12V and -12V in addition to the +5V and ground.

Power supply connection is via molex connectors of +5V, GND, +12V and -12V.

Terminal connection is via molex connector too, using only 3 pins, serial in,

serial out and GND.

Any terminal with a standard RS232 interface can be used. Baud rate is set in EPROM location FFFDH.

With power connected to the board and the terminal connected to it, the reset button resets the Z8671 and the prompt character appears (":"). The board is then ready for a Basic command when the ":" appears.

Features

- 2K bytes Basic/Debug interpreter in the internal ROM
- 2K bytes of user RAM
- 2K bytes of user-programmable Eprom
- Full-duplex serial operation with programmable baud rates
- RS232 interface
- 8 bit counter/timer with associated 6 bit prescalers
- 124 general-purpose registers internal to the Z8671
- 14 I/O lines available to the user
- 3 lines for external interrupts
- 3 sources of internal interrupts
- Vectored interrupt structure with

- programmable priority levels. Each can be individually enabled or disabled
- External memory expansion up to 124 bytes
- Allows calling of assembly language subroutines for time critical applications
- Allows writing and debugging of programs in Basic, simplifying the programming of on-critical subroutines
- Basic/Debug can directly address the Z8671's internal registers and all external memory. It provides quick examination and modification of any external memory location or I/O port
- On board static RAM can be replaced by Eprom for auto program execution on power up or Reset.

Architecture

The Z8671 Single Board Computer uses the following IC packages

ICl	Z8671	(Z8601 preprogrammed with BASIC/DEBUG)
IC2	M5516	(2K bytes of static RAM)
IC3	T74LS373	(8-bit latch for address)
IC4	M2716/M2732	(2K bytes of EPROM)
IC5	MC1488	(RS232 line driver)
IC6	MC1489	(RS232 line receiver)
IC7	T74LS30	(8 inputs nand gate)
IC8	T74LS30	(8 inputs nand gate)

Memory Addressing. The addressing of the on board 2716 EPROM is fully decoded at F800H to FFFFH and the 2K RAM at 1000H to 17FFH. The M2716 Eprom can be replaced with a 4K Eprom with the correct jumper pads soldered. To use as a microcontroller, the 2K RAM can be replaced by a 2K Eprom after the ram contents is transferred to the 2K Eprom.

Decimal	Hex	Contents
0-2047	(0-7FF)	Internal ROM (BASIC/DEBUG)
4069-6143	(1000-17FF)	RAM (5116)
63488-65535	(F800-FFFF)	EPROM (2716)

Table 1. Memory Addressing

Interfacing the Z8671 with RS232 Port

The Z8671 uses its serial communication port to communicate with the RS232 port line driver and receiver are used to supply the proper RS232 signals.

The serial interface does not use the control signals Clear to Send, Data Set Ready, etc. It uses only serial In, Serial Out and Ground, so it is a very simple interface.

The Z8671 uses one timer and its associated prescaler for baud rate control. On reset, the Z8671 reads location FFFD and uses the byte stored there to select the baud rate.

On reset the Z8671 reads FFFDH, which is in EPROM and decodes the baud rate from the contents of that location.

Table 2 shows what the location FFFDH

should read to select a particular baud rate to be used by the Z8671.

	Content of location FFFDH		Baud rate
		LSB	
.1	1	1	300
1	1	0	110
1	0	1	1200
1	0	0	2400
0	1	1	. 4800
0	l	0	9600
0	0	1	19200
0	0	0	150

Table 2 Baud Rate Code

I/O Ports.

Port 1 of the Z8671 is used as a multiplexed Address/Data bus, a octal latch (IC3) is used to latch on the address signals.

The latch is enabled by the \overline{AS} output of the Z8671.

Port 0 outputs the higher 8 bits of the address from A₈-A₁₅.

Two 8-inputs nand gates (IC7 & IC8) fully decodes the addressing of the M5116 RAM and M2716 Eprom. On Port 3, line 0 and 7

are used for serial input/output communication. These lines are driven by the line drivers/receivers (IC5 & IC6). Port 3 lines 1 to 6 are free for user configuration.

All 8 lines of Port 2 are also available to the user. These lines can be programmed for open-collector or normal TTL outputs as well as inputs.

Software

When the Z8671 is reset, a prompt (":") appears, Basic commands can then be in direct or program mode.

The following sequence is a simple I/O

The following sequence is a simple I/C example.

```
:10 input a
:20 "a=";a
:run
?5
a=5
:list
10 input a
20 "a=":a
```

When a number is entered as the first character of a line, the Basic monitor stores the line as part of a program.

the line as part of a program. In this example, "10 input a" is entered. Basic stores this instruction in memory and prints another ":" prompt. The run command causes execution of the stored program. In this example, Basic asked for input by printing "?". A number (5) is typed at the terminal. Basic accepts the number, stores it in the variable "a", and executes the next instruction. The next instruction (20 "a = ";a) is an implied print statement: writing an actual "print" command is not necessary here. The command "list" caused Basic to display the program stored in memory on the terminal.

Reading Directly From Memory. Basic lets the user directly read any byte or word in memory using the Print command and "@" for byte references or "\rightarrow" for word references:

```
:print @8
10
:printhex (@8)
A
:printhex (18)
AF6
:
```

The first statement prints the decimal value of register 8.

The next statement prints the hexadecimal value of Register 8 and the last statement prints the hexadecimal value of Register 8 (0HH) and Register 9 (F6H).

Writing Directly to Memory. Basic lets the user write directly to any register or RAM location in memory using the Let command and either "@" or "\frac{1}".

```
:@%a = %ff
:14096 = 255
:print @10
255
:printhex(1%1000)
FF
```

The let command is implied to save memory space but can be included. The first statement loads the hex-decimal FF into register 10 decimal (AH). The next instruction loads the decimal value 253 into register 4096 decimal (1000H). The print commands write to the terminal the values that were put in with the first two instruction.

Software (Continued)

Commands. Basic/Debug recognises 15 command Keywords. For detail instructions of command usage refer to the Basic/Debug Software Reference manual.

GO The GO command unconditionally branches to a machine language subroutine. This statement is similar to the USR function except that no value is returned by the assembly language routine.

GOSUB unconditionally branches to a subroutine at a line number specified by the user.

GOTO GOTO unconditionally changes the sequence of program execution (branches to a line number).

IF/THEN This command is used for conditional operations and branches.

INPUT/IN These commands request information from the user with the prompt "?" then read the input values (which must be separated by commas) from the keyboard, and store them in the indicated variables INPUT discards any values remaining in the buffer from previous IN, INPUT or RUN statements, and requests new data from the operator. IN uses any values left in the buffer first, then requests new data.

LET LET assigns the value of an expression to a variable or memory on the terminal device.

NEW The NEW command resets pointer R10-11 to the beginning of user memory, thereby marking the space as empty and ready to store a new program.

PRINT PRINT lists its arguments, which may be text messages or numerical values, on the output terminal.

REM This command is used to insert explanatory messages into the program.

RETURN This command returns control to the line following a GOSUB statement.

STOP STOP ends program execution and clears the GOSUB stack.

RUN BUN initiates sequential execution

UN RUN initiates sequential execution of all instructions in the current program.

Functions. Basic/Debug supports two functions: AND and USR.

The AND function performs a logical AND. It can be used to mask, turn off, or isolate bits. This function is used in the following format:

AND (expression, expression)

The two expressions are evaluated, and their bit patterns are ANDed together. If only one value is included in the parentheses, it is ANDed with itself. A logical OR can also be performed by complementing the AND function. This is accomplished by subtracting each expression from -1. For example the function below is equivalent to the OR of A and B.

$$-1 - AND(-1 - A, -1 - B)$$

Machine Language Functions. An application often requires a subroutine which can be performed more quickly and efficiently in machine language than in Basic/Debug.

Basic/Debug can call a machine language subroutine which returns a value for further computation by the USR function. To call a subroutine which return no valve, the GO@ command is available.

After the machine language routine is assembled and placed in unoccupied memory, it can be called as follows:

USR (% 2000)

Software (Continued)

The address and arguments are expressions separated by commas. Argument 256 and c variable are passed to the subroutine via registers R20-21 and R18-19 and the machine language subroutine must leave the return value in R18-19.

Call	R18-19 Contains	R20-21 Contains
USR (% 700,A,B)	В	A
USR (% 700,A,)	A	A

Table 3 USR Argument and Registers

The machine language subroutine must end with a RET instruction, and leave the value to be returned in R18-19.

Basic/Debug assigns addresses 0 through 255 to the register file. The 144 registers

127	
0.4	EXPRESSION EVALUATION STACK
84 83	
34	FREE.
33 32	COUNTER
31	USED INTERNALLY
30	SCRATCH
29 28	POINTER TO CONSTANT BLOCK
27 24	USED INTERNALLY
23 22	LINE NUMBER
21 20	ARGUMENT FOR SUBROUTINE
19 18	ARGUMENT/ROUTINE FOR SUBROUTINE CALL
17 16	SCRATCH
15 14	POINTER TO INPUT LINE BUFFER
13 12	POINTER TO END OF LINE BUFFER
11 10	POINTER TO STACK BOTTOM
9	ADDRESS OF USER PROGRAM
7 6	POINTER TO GOSUB STACK
5 4	POINTER TO END OF PROGRAM
3	I/O PORTS

Table 4 General Purpose Registers With External RAM

include four I/O port registers (R0-R3), 124 general purpose registers and sixteen control and status registers. These registers are common to all Z8 Family CPU chips and are described in the Z8 Family Technical Manual. However, Basic/Debug uses many of the general purpose registers as pointers, scratch workspace and internal variables. So, in the Z8671 single board computer, these registers cannot be used by a machine language subroutine or other user programs.

The 2K of internal ROM on the Z8671 chip contains the Basic/Debug interpreter. It begins at address 00 and extends up to 2047, but because Basic/Debug assigns the addresses 0-255 to the register file, the lower 256 bytes of internal ROM may be accessed only by machine language instructions.

127								
104	SHARED BY EXPRESSION STACK AND LINE BUFFER							
103 86	GOSUB STACK							
85	SHARED BY GOSUB							
84 83	VARIABLE							
34	FREE AVAILABLE							
33	FOR USER ROUTINES							
32	COUNTER							
31	USED INTERNALLY							
30	SCRATCH							
29 28	POINTER TO CONSTANT BLOCK							
27 24	USED INTERNALLY							
23 22	LINE NUMBER							
21	ARGUMENT FOR SUBROUTINE CALL							
19 18	ARGUMENT/RESULT FOR SUBROUTINE CALL							
17 16	SCRATCH							
15 14	POINTER TO NEXT CHARACTER							
13 12	POINTER TO LINE BUFFER							
11 10	POINTER TO GOSUB							
9 8	POINTER TO BASIC PROGRAM							
7 6	POINTER TO GOSUB							
5 4	FREE							
3	I/O PORTS							

Table 5 General Purpose Registers Without External RAM

Initialization And Automatic Start-Up.

On Power-On/Reset, Basic/Debug checks for external RAM memory and also for an auto

start-up program.

Basic/Debug non-destructively tests memory from low to high addresses. Only one byte of every 256 is tested at relative location XXFD(hex). The first byte of RAM found determines the lower boundary of user memory. Basic/Debug assumes that if XXFD is RAM, XX00 is also RAM and sets pointer R8-9 to XX00 (hex). Basic/Debug continues to test up through memory until it finds a byte that does not contain in RAM.

Basic/Debug assumes it has RAM up to and including YYFF(hex) where YYFD is the last location tested that contained RAM. The top of user memory pointer, R4-5, is set to YY20.

Automatic start-up allows a program stored in ROM to be executed on reset without operator intervention. Automatic execution occurs on power-up/Reset when the program

- is stored in ROM
- begins at 1020(hex)
- begins with a line number between 1 and 254 inclusive.




Figure 1 - P.C. Board and Components Layout




Figure 2 - Functional Diagram

Z8 in Electronic Private Automated Branch Exchange (EPABX 2 Ext./8 Int. Lines)

EPABX Typical Features

Day/Night Service. During night service a telephone set has some priority features (E.G., operator). It can receive external calls and switch on others.

Put in Hold. During a conversation one party can be placed in "hold condition" to allow other connections and then be reconnected to the original conversation.

Transfer. A party can be transferred to another third party.

Conference Call. 3 people can speak simultaneously.


Alternative Conversation. Led by one party, connection can be alternated between two other parties.

Telephone Set. Uses standard two wire 48V/30mA telephone set.

General Description

The EPABX is a small electronic private branch exchange with the ability to set up connections between internal extensions and external two wire trunk lines. The EPABX is suitable for connection to a public telephone network.

The switching matrix and the related control logic are semiconductor devices driven by a Z8 single chip microprocessor. The system concept is based on the spacedivision principle.



EPABX: General Structure

Operating Modes

Two basic modes of operation are possible:

Day Service (see Figure 1 and 2). The incoming calls from either external trunk line ring all internal extensions. Any extension can pick up the incoming call by going off-hook.

Access to outgoing line is gained by dialling 0.

At point C (in Figure 1) an alternate conversation (J or t) controlled by "I" is possible using the command "*5". Or a call conference using the command *4 or a recall using the command *6. For flow chart B the call cannot be picked up if "I" has a person on hold.




Figure 1. Pick Up an Incoming Call




Figure 2. Generation of an External Ring Signal in Day Service

Operating Modes (Continued)

Night Service (see figure 3 and 4). The incoming calls are routed to one extension (the operator's telephone set). If the operator does not answer within 30 seconds, all the telephone are activated and any internal

extension may pick up the call. If the operator's extension is busy, with either an external or internal conversation, the incoming call will cause a busy tone to be activated into the operator's connection.




Figure 3. Night Service




Figure 4. Generation of an External Ring Signal in Night Service

Network Configuration

The network permits the connection of up to 8 internal extensions to the 2 trunk lines. Up to 4 simultaneous conversations can take place (2 internal and 2 external maximum). (see Figure 5 and 6).

Power Supplies and Power Failure. The EPABX is powered from an AC line. A power failure will automatically route the two external trunks to two internal extensions which will operate normally without AC power.

Physical Description. The EPABX should be housed in a wall-mounted enclosure. The internal lines (telephone sets) and the external trunk lines are connected to a terminal strip.

Type of Internal Telephone Set and Line Resistance. The EPABX uses a standard 48V/30mA telephone set with either pulse or DTMF dialing. The maximum line resistance for internal extensions is 1000 ohms.




Figure 5. Single Cell Matrix Structure by M079 2x2
Cross Point, for Balanced Connection

The M079 is used in severe conditions (low attenuation, fully separation of channell, due to double switches).




Figure 6. EPABX (Matrix)

Internal Circuit Blocks. The main EPABX system is divided into the following blocks: The power supply unit providing -48V supply for the telephone sets, 70V/20Hz ringing voltage with 1 sec/4 sec modulation, tone generator for

- Busy tone,
- Dial tone,
- Ringing tone,

giving a 425Hz sine wave modulated as shown in flow chart 1, with an output level of -10dBm,

A central unit containing the microprocessor and switching matrix circuits (Figure 7), and line interface circuitry for 8 local extensions and two trunk lines. (Figure 8 and 9). Both Must Perform:

- Galvanic insulation
- DC/AC DC coupling
- AC signal bias (to be treated by electronic matrix)

- Line status supplied to microprocessor protection
- "A" Type must provide:
- Dialling actuator (only for pulse dialling)
- "B" Type must provide:
- Ring injection (70V, 20 HZ)
- DC feeding (-48V)




Figure 7. Switching Matrix Circuit




Figure 8. "A" Type: External Interface




Figure 9. "B" Type: Internal Interface

Allocation of Numbers for Extensions and Functions.

Internal extensions 2 to 9

Prefix to a call 0 for trunk access

l for trunk call answer

Suffix during a call 4 for conference call

5 alternate conversation

6 recall/hold

Internal Calls. (see Figure 10). When an extension is taken "off hook" a dial tone is received. An extension number from 2 to 9 may be dialled. If the called party is idle, a ringing tone is received, if the called party is busy, a busy tone is received.

When the conversation has ended, and one of the extensions is placed "on-hook", the other will receive a busy tone.




Figure 10. Internal Calls

Outgoing Calls. (see Figure 11). An outgoing call is initiated when an extension is taken "off-hook" and a "0" is dialled. If one of the two trunk lines is free, it will become available and will be received a dial tone from the public exchange. There is no limit on, or control over the number subsequently dialled.




Figure 11. Outgoing Calls

Hold/Recall. (see Figure 12). After a call is placed on hold by following the appropriate procedure, another internal or external line may be dialled. The call 'on hold' may be recalled by dialling 6 and the previous conversation resumed.

Transfer. (see Figure 12). After placing a conversation on hold and establishing a conversation with another person, a transfer may be executed by going "on-hook". However, a transfer to interconnect two external lines is not allowed.




Figure 12. Hold/Recall and Transfer

Notes:

- I can be external or internal
- K can be external or internal, transfer will not take place if J and K one both external.
- I is the master of the call and I and K are "slaves". If the generator goes on-hook the second person called becomes the master (only if the second person called is not a trunk, otherwise the first person called becomes the master or viceversa). If a slave goes on-hook, the generator remains the master.

Alternate Conversation. (see Figure 13). When a call has been placed on hold and another conversation initiated, a user may alternate between the two lines by dialling 5.




Figure 13. Alternate Conversation

Notes:

- I is an internal extension and is the master of the call.
- J & K are internal or external but if J & K are external call conference is allowed.
- Alternate calls are controlled (*5) by the person who called the 3rd party with *6.
- If a person on-hold hangs up, he is automatically disconnected, and consequently not found with the *5 command; the generator receives a busy tone and the original conversation can, however, be resumered with the *6 command. If the generator goes on-hook the second person called becomes the master (only if the 2nd person called is not a trunk, otherwise the first person called becomes the master or viceversa.
- If a slave goes on-hook the generator remains the master.

Conferece Call. (see Figure 14). A conference call is possible up to a maximum of either one external and 2 internal conversations, 3 internal conversations, or 2 external and 1 internal (where allowed).




Figure 14. Conference Call

Notes:

- I. I and M may be:
 - (a) three internal lines
- (b) two internal and one external or viceversa.
- Two external lines can be put inconference.
- I is an internal extension and is the master.
- If I leaves, the second person called becomes the master (only if the 2nd person called is not a trunk, otherwise the first person called becomes the master or viceversa.
- If J or M (slaves) leaves the generator (I) remains the master.

Flow Chart Comments

In these flow charts the following symbols are used:

are used.	
I, J, K, M	user identifications (internal or external)
T1, T2	trunk lines 1 and 2
dial tone	
busy tone	self explanatory
ring back tone	
*	momentary depression of

the rest (or pushing the momentary connection button on phones equipt with this feature)

1 - 0 dialling 1 to 0

I... dialling I to U

conversation of I with J

E.I.C. external incoming call

Tone Definition Timing




Figure 15. Busy Tone Over Speech




Figure 16. Definition of Tones, Busy Tone.




Figure 17. Dial Tone




Figure 18. Ring. Back Tone

S-7912

Ring Signals Definition Timing




Figure 19. General Bell Ring Signal



Figure 20. Internal Incoming Call, Ring Signal




Figure 21. External Incoming Call, Ring Signal

5-7913

General Timing Description

Parameter	Characteristic
Dial pulse internal - Break space - Mark space	More than 50 ms. Less than 75 ms More than 30 ms
Dial pulse on trunk	As generated on internal extension
Inter digit	800 ms
Flash	More than 200 ms - Less than 800 ms
Flash on trunk line	80 ms
On-hook	More than 800 ms
Antibounce on DTMF key	37.5 ms
Delay after freeing the trunk line before engaging the line again	200 ms
Dial tone	Continuous 425 Hz
Busy tone	200 ms ON/200 ms OFF/425Hz
Busy tone over speech	100 ms ON/3.2 sec OFF/425Hz
Ring back tone	800 ms ON/3,2 sec OFF/425Hz
Internal call ring signal	800 ms ON/3.2 sec OFF
External call ring signal	800 ms ON/1.6 sec OFF
Gen bell signal	800 ms ON/1.6 sec OFF
Antibounce on ext-incoming call signal receiving	37.5 ms sec

Using Z8 MCU in Keyboard Controller

Introduction

The Z8 MCU can be used advantageously in a professional keyboard controller, with serial scanning.

The principal points on which the application is based are, in essence:

 Use of a new generation highperformance microcomputer (Z8), which is well adapted to real time applications; and ■ implementation of a serial scanning technique for the matrix, facilitated by Z8's remarkable execution velocity, with the possibility of defining a single dedicated interface circuit which includes a limited number of pins (28), and is thus less costly.

Description

It should be particularly noted that, if the architecture and the software available in the Z8 MCU are used in a timely way, it is possible to achieve scanning times at a level of 2.7 msec for 128 keys with the 8 MHz Z8. Using faster versions (12 MHz), it is possible to achieve shorter scanning times.

The matrix interface circuit interacts with Z8 by means of 2 lines:

- CK coming from Z8; and
- IN going toward Z8.

The CK signal is generated by Z8 and enables the column counter and the line multiplexer with its rising edge.

The circuit interfaces with the matrix via the 16 enabling column outputs in opendrain, and the 8 line inputs.

For these inputs, the specific thresholds (VILmax = 1.5 V) guarantee a correct interface with the matrix.

During the micro's initialization phase, this takes place when the interface matrix is reset, transmitting a timely impulse to the IN pin, which thus becomes bidirectional.

This arrangement permits leaving out a

less reliable function, power-on reset, which is built into the device, without adding it to a later pin, which would result in the package being carried to a higher pin number (40), thus at a higher cost.

The complexity of the interface function has been valued at the equivalent of about 200 gates.

The other functions available in the keyboard, namely: mouse control; and serial conversation control synchronized with the P.C. can be easily worked out using 3 of the 4 external IRQ pins.

These vectorized interrupt requests can be masked and prioritized through use of software. An eventual function, namely controlling asynchronous serial conversation, can be freely obtained, since it already exists in the Z8. In this case, one of the 2 internal timers is used as a baud rate generator.

Driving eventual LEDs (caps lock, number lock) can be achieved directly by programming the respective pins of port 2 in open-drain. Using LED limiting resistance in series, the typical level of current of 10 mA can be programmed.


Note Concerning the Block Diagram

It is possible to write a single program which can automatically recognize if the device being used is a Z8 ROMless or a Z8 masked. This permits an immediate branching from the version with external

EPROM to that using Z8 2K/4K ROM. The test is applied to bits D3 and D4 of register 248 (MODE REGISTER P0 and P1) immediately after reset.

Note Concerning the Printout

Status is coded on 2 bits. The status table is made up of 32 bytes with 4 states per byte. The status coding used is the following:



This type of coding permits:

- Branching from the previous state S1 S2 to the new state S2 IN by retaining a bit from the previous state (S2) and introducing the real state of the key (IN). Status updating is, therefore, easily achieved through rotation and shift operations.
- A simple test for a valid key: the valid key (on or off) is identified by having the 2 status bits identical (00, 11). This permits testing key validity and jumping to the corresponding service routine, using the single instruction JR NOV, OUT. The previous instruction on rotation really sets an overflow bit if the two status bits are different.




Figure 1. Block Diagram

Program Routine

```
ADTYPE KEYX.ASM
RBASE 1
        FOIL
                 0E0H
                                  BASE FOR WORKING REGISTERS
TPTR:
        EQU
                 RBASE+13
                                  R13=TABLE POINTER (TPTR)
NSCAN:
        EQU
                RBASE+14
                                  FR14=COUNTER OF N. OF SCANNING INTO THE TABLE (4)
NBYTE:
        FOIL
                RBASE+15
                                  FR15=COUNTER OF N. OF BYTES INTO THE TABLE (32)
        ORG
                0CH
        LD
                P2H,#0
                                  #P20-P27 OUTPUTS CLK OUTPUTS ON P27
        LD
                P3H, #01
                                  FP2 WITH PULL-UPS ACTIVATED
        LD
                P01M, #45H
                                  ;F10-F17 OUTPUTS,F00-F07 INPUTS,INTERN.STACK
        KEY INPUT ON POO
        LD
                 TPTR, #10H
                                  POINTER TO 1ST BYTE TO PRESET
        LD
                NBYTE, #20H
                                  NUMBER OF BYTES TO CLEAR
        LD
                R7,#OFFH
                                  MASK TO PRESET STATUS TABLE
OPEN:
        LD
                PTPTR.R7
        TNC
                TPTR
        DUNZ
                NBYTE, OPEN
                                  PRESET ALL KEY STATUS TO OPEN CONDITION
        LD
                R4, #80H
                                  MASK TO RESET CLK
        LD
                R5,#7FH
                                  MASK TO SET CLK
        08
                R2, R4
                                  FRESET CLK
        LD
                NBYTE, #01
        LD
                NSCAN, #01
        JR
                TN
STARTO: LD
                TPTR, #OFH
                                  FTPTR=STARTING @ OF STATUS TABLE MINUS ONE
        LD
                NBYTE, #20H
                                  INBYTE=NUMBER OF BYTES INTO THE TABLE
START1: LD
                NSCAN, #04
                                  INSCAN=N. OF SCANNING TO DO FOR EACH BYTE
        INC
                TPTR
START2: RL
                PTPTR
        RI.
                PIPIR
        RRC
                R:0
                                  SHIFT INPUT TO CARRY FLAG
        OR
                R2,R4
                                 FRESET CLK
        RRC
                OTPTR
        RRC
                OTPTR
                                  GENERATE NEW STATUS ON BITS 6 AND 7
        JR
                TUO, VON
                                 FTEST NEW STATUS AND GO OUT IF IT'S OO OR 11
IN:
        AND
                R2, R5
                                 FSET CLK
        RL
                OTPTR
        RL.
                OTPTR
                                 PREPARE THE TABLE FOR THE NEXT KEY VALUE
        DJNZ
                NSCAN, START2
                                 CHECK IF ALL THIS BYTE IS SCANNED
                                 CHECK IF THE TABLE IS COMPLETED
        DJNZ
                NEYTE, START1
        JR
                STARTO
                                 FAT THE FIRST KEY JP TO STARTO
OUT:
        JR
                IN
```

Z8 MCU in Dynamic Keyboard

The Measurements of Pressure Velocity on the Keyboard of a Musical Instrument

Introduction

Among the characteristics requested from new generations of musical instruments, in particular the piano effect, is the control of amplitude in connection with the velocity of keyboard pressure, in other words, the socalled dynamic keyboard.

Software using the Z8 and supported by the M112 has been studied by SGS in order to permit the creation of a dynamic keyboard with unlimited poliphonicity, up to a maximum of 104 usable keys on one or two keyboards.

The Z8/D, which may be considered as a standard component for this function,

together with the M112, makes it possible for builders of musical instruments to create a dynamic keyboard without having to develop the software or to use complex and costly circuits.

The number of M112s used together with the Z8/D depends on the poliphonicity desired, given the fact that each M112 provides a polyphonicity of 8 notes.

The circuitry necessary for each channel's configuration is significantly reduced thanks to the M112's characteristics of being able to carry out internally the SUSTAIN and RELEASE phase.

Main Characteristics

- The number of usable keys is programmable from 40 to 104.
- Contact may be made by a double bar or by a double rubber contact.
- Total polyphonicity, limited only by the number of M112s and by the velocity of the master/micro.
- Asynchronous conversation with master micro.
- 21 tables which specify the amplitude of the sound identified in relation to flight time (key speed).
- 2 output forms for each key, arranged for choice among the 21 available.
- Each table consists of 15 words of 6 bits each.
- Transition time between the two bars: min. 3 ms and max. 39 ms with CK = 8

MHz (from 0 to 3 ms, equals maximum amplitude, while, beyond, 39 ms equals the minimum level).

- Possibility to change the transition time by varying the CK.
- Exclusion of rebounds on either bar.
- Sending reset to master/micro during initialization and in case of error.
- Percussive and/or sustained effects.
- Each key is defined by 14 bits in the following way: 7 bits codify the key number from 0 to 103; 1, the condition of the key; 6 codify the amplitude.

Note: the M112s should have $3V \pm 10\%$ on pin 12 (Vt); HOLD command = 0 and the code for attack time should never be al = a2 = a3 = 0. Thus the RELEASE phase can be controlled by the M112.

Operation

The keyboard, or keyboards, the extension of which is programmable, make up a matrix of 8xN (Nmax = 13, or in other words, 104

keys max.) and every N line is made up of 2 bars, one for release and the other for pressure (see Figure 8) - the double contact

rubber can also be used (see Figure 9).

Keys not being used are in contact with the release bar and when they are played, they touch the pressure bar.

Transition time between one bar and the other, which we will call "flight" time, does not include rebounds insofar as the count starts from the last rebound on the release bar and ends with the first contact with the pressure bar.

The calculation of flight time takes place by increasing, every time the keyboard shifts, a 4-bit counter with which a pair of tables chosen by the user from among the 21 available can be addressed.

Acquisition of the two tables selected and of the number of keys is only possible at mains on.

The time for a shift cycle represents the basic measuring unit of "flight" time and thus is fixed at a constant value of 1.5 ms through use of the Z8/D's internal timer with CK = 8 Mhz.

The first 5 steps are increased every 1.5 ms, while the successive 10 are every 3 ms.

A key is considered pressed at its first contact with the pressure bar, and released at its first contact with the release bar; eventual rebounds, even unlimited ones on the same bar, are ignored.

The Z8/D microprocessor reads the keyboard in a sequential mode and measures flight time for each key that is pressed; that

of release is not taken into consideration. This time can thus only assume 15 discrete values.

Each of these 15 values addresses a pair of amplitudes or levels which should have the note which corresponds to that key.

The micro Z8/D will present on 6 pins (3 associated with port P0 and 3 associated with P3) the code for the first amplitude. After 2 μ s, the 3 pins P0 (234) which serve, through the use of 3 input AND to strobe and thus memorize this first amplitude, are set to 1.

The second amplitude is made available on the same 6 pins, $20~\mu s$ after the first, and is maintained until the release of the key or until the successive output (see Figure 3).

The acceptance of keys by the Z8/D is conditioned by the velocity of the acquisition of the master/micro with respect to the quantity of variations of keys in the unit of time.

In order to not limit polyphonicity because of excessive slowness of the master/micro, a FIFO type memory area, has been prepared inside the Z8/D, capable of holding up to 10 variations ready for the master/micro to use.

The Z8/D micro accepts any key pressed indistinctly, taking account of the fact that those coming after filling the FIFO are lost. The decision of which keys to send to the M112 and thus to play, is left to the master/micro.

Communicating with the Master/Micro

At switch on, the Z8/D puts, on port Pl, the code FF which is received by the master/micro and interpreted as a reset.

This code is also sent when, for any reason, the FIFO finds itself in an anomolous condition - for example when the read counter is more advanced than the write pointer. In effect this could leave the "keys pressed" and never cancell them again.

It is therefore necessary that the master micro cancels all pressed keys it has in memory when it receives FF.

All data supplied by the Z8/D is comprised of 14 bits which have the following format:

- 7 bits (Pl_0 - Pl_6) give the key number with Pl_0 being the LSB.

- 1 bit (P17) gives the key condition (1 = pressed)
- 6 bits (P0[567] and P3[567] give the two amplitudes with P05 being the LSB.

Transmission is asynchronous with two signals from the Z8/D being used: DAV (P3 $_4$) which, when a "1", signals to the master/micro that data is ready to be transmitted and RDY (P3 $_3$) which must go to "1" to alow the Z8/D to make the data available on its ports.




Figure 1

Communicating with the Master/Micro (Continued)

The timing shown in Figure 2 is relative to an 8MHz clock.

DAV can go to "l" only if RDY is zero and vice versa.

 $a = 972 \ \mu s$

b=16.5 μs If, however, RDY is not yet at zero, DAV will wait until it goes to zero and, then, after 2.5 us, will go to "1".

VV I

These times depend on the master/micro. However they should not be less than zero.

 $d = 7 \mu s$

c,e,q,m:

In this case, RDY cannot last less than 7 us.

f can vary from 150 μ s to 1.5 ms.

 $h = 53 \mu s$

When this time has passed, the data is complete, but the partial times are:

* 13 μs OUTPUT P1 (TP and Key No.)

* 33.5 μ s OUTPUT first amplitude with related strobe

* 55 μs OUTPUT second amplitude

 $i = 4 \mu s$

n can vary from 7 μs to 1.5 ms.

Figure 3 shows the detailed timing beginning from the switching of RDY, in other words, from the request for new data and on the supposition that such data is already available:

The data on Pl and those concerning the second amplitude remain stable until the next switching of RDY.




Figure 2

P1 OUT VALID

1ST AMPLITUDE

31.5 \(\mu \)

STROBE
P0(234)=1

2ND AMPLITUDE

53 \(\mu \)

53 \(\mu \)

5-7864

Figure 3. RDY Timing

Typical Application

Possible applications of Z8/D are many; in this note, two of these are shown, related to percussive effects.

The technique used in this application is bused on the fact that the attack phases are not contemporary, in other words, it is not possible to have two or more keys with their attack time overlapping.

This first application allows the saving of a latch or sample and hold for each channel, however the cross-over level between two note decay levels of will not be defined and thus this point must be defined by a timer which, in this case, is made up of rd and Cd.

The following waveforms demonstrate the movement in the signals concerning diagram, in Figure 10.

$$Ta = (Ro(4051) + Ro(D/A)) * C = ^ 1$$

 $Kohm * C$

Td = RD*C (RD can be controlled with the assistance of a duty-cycle variable oscillator)

Ts = 3Mohm * (3Mohm is the internal resistance to M112 connected to the mass)

Tr = Rp * C (Rp is the internal resistance to M112 programmable among rl, r2 and r3)

Tp represents the time interval during which the key is pressed.

St.D and ta are generated by the master/micro:

- St.D is the strobe for data transmission for the M112. The negative transition renders the M112 data operational, and initiates the attack phase of the external development circuit.
- ta, which should begin before the defined St.D, with its negative transition, the attack phase. This time is quite well controlled by the master/micro because, given the characteristics of this application, the next key can begin the attack phase only at the end of the present tA.
- td is the decay phase time, which should not be confused with the time constant Td; its value is determined by the product rd*Cd and by the threshold of 4503.

The second application (see Figure 11), requires a temporary memorization of the SUSTAIN level for each channel, however, it permits better envelope control.

In fact, the DECAY phase now tends toward a digitally controlled level and thus the cross-over point between the two slopes is perfectly calculable even to the variation of maximum size in relation to minimum key pressure.




Figure 4. Signal Diagram Relative to Figure 10

Typical Application (Continued)

Both of the applications just described can be carried out either with the double bar contacts or those with conductive rubber.

If one examines various tables among the 21 available, it is sufficient to choose table 21 and any other one to obtain from the 4 least important bits (P05, P06, P07 and P35) the "flight" time code, from 1 to 15, with which one can address any table inside the

master micro, as is shown in Figure 5, or else an external memory.

Figure 5 shows a possible circuit to read the tables located in the micro/management minimizing the number of pins used in the conversation.

Table 1 and Figure 6 show the numerical and graphical progression of the 21 tables contained in Z8/D.




Figure 5. Circuit to Read Tables Resident in the Master/Micro

Flying time (ms)	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21
3	63	63	63	63	63	63	63	63	63	54	48	45	44	40	31	29	28	28	27	26	1
4,5	63	63	62	62	61	61	59	56	52	51	44	42	40	37	33	31	30	29	28	27	2
6	63	62	61	60	58	56	52	48	45	49	42	36	37	35	35	32	32	30	29	27	3
7,5	62	59	58	58	54	51	47	43	41	47	39	30	35	33	36	32	33	30	30	28	4
9	60	54	50	56	47	47	41	39	39	44	37	27	33	32	34	30	34	29	31	28	5
12	53	46	42	51	43	45	35	36	37	40	33	25	30	29	31	28	33	27	32	29	6
15	47	43	40	49	42	43	34	35	37	35	31	25	28	27	29	27	30	36	32	30	7
18	44	39	38	47	41	42	33	34	35	32	29	24	27	26	29	26	28	25	32	30	8
21	43	37	36	45	40	42	32	34	34	30	27	24	26	25	28	26	27	25	31	30	9
24	42	34	33	40	37	40	31	33	34	28	26	24	25	24	27	25	26	25	30	29	10
27	40	32	30	35	34	37	29	31	31	27	26	24	25	24	27	25	25	24	28	28	11
30	38	30	29	32	31	35	28	29	29	26	25	23	25	23	26	24	25	24	26	26	12
33	36	29	28	30	29	34	27	27	27	25	24	23	24	23	25	24	24	24	26	25	13
36	35	28	28	27	27	34	25	26	26	24	24	23	24	23	24	24	24	23	25	24	14
39	34	28	27	22	26	34	24	24	24	24	24	22	24	22	24	23	24	23	24	24	15

Tab. 1. Table of Amplitude Codes Against Fligth Times




Figure 6. Layout of Tables Resident in the Z8/D




Figure 7

- The release bars are even-numbered.
- Unusual keys are closed with a diode near the release bar.
- The matrix is read at regular intervals of 1,5 ms with CK = 8 MHz.




Figure 8. Diagram of Double Bar Keyboard and Commands





Figure 9. Diagram of Double Rubber Contact Keyboard



Converter D/A




Figure 10. Diagram for Percussive Effects




Figure 11. Diagram for Percussive Effects

Comparison of Z8611, 8051 and MC6801 Microcomputers

Introduction

The microcomputer industry has recently developed single-chip microcomputers that incorporate on one chip functions previously performed by peripherals. These microcomputer units (MCUs) are aimed at markets requiring a dedicated computer.

This report describes and compares the most powerful MCUs in today's market: the Z8611, the 8051, and the MC6801. Table 1 lists facts that should be considered when comparing these MCUs.

FEATURES	Z8611*	8051	MC6801
On-Chip ROM	4K×8*	4K×8	2K×8
General-Purpose Registers	124	128	128
Special-Function Registers			
Status/Control	16	16	17
I/O ports	4	4	4
I/O			
Parallel lines	32	32	29
Ports	Four 8-bit	Four 8-bit	Three 8-bit, one 5-bit
Handshake	Hardware on three ports	None	Hardware on one port
Interrupts			
Source	8 .	5	7
External source	4	2	2
Vector	6	5	7
Priority	48 Programmable orders	2 Programmable orders	Nonprogrammable
Maskable	6	5	6
External Memory	120K bytes	124K bytes	64K bytes
Stack			
Stack pointer	16-bit	8-bit	16-bit
Internal stack	Yes, uses 8-bits	Yes	Yes
External stack	Yes	No	Yes
Counter/Timers			
Counters	Two 8-bit	Two 16-bit or two 8-bit	One 16-bit
Prescalers	Two 6-bit	No prescale with 16-bits; 5-bit prescale with 8-bits	None

^{*} Z8601 = 2K ROM version

Table 1. MCU Comparison

Introduction (Continued)

FEATURES	Z8611*	8051	MC6801
Addressing Modes			
Register	Yes	Yes	No
Indirect Register	Yes	Yes	No
Indexed	Yes	Yes	Yes
Direct	Yes	Yes	Yes
Relative	Yes	Yes	Yes
Immediate	Yes	Yes	Yes
Implied	Yes	Yes	Yes
Index Registers	124, Any general- purpose register	l, Uses the accumulator for 8-bit offset	l, Uses 16-bit index register
Serial Communication Interface			
Full duplex UART Interrupts for transmit	Yes	Yes	Yes
and receive Registers Double	One for each	One for both	One for both
buffer	Receiver	Receiver	Transmitter/Receiver
Serial Data Rate	62.5K b/s @8 MHz	187.5K b/s @12 MHz	62.5K b/s @4 MHz
Speed Instruction execution			
average	2.2 μsec	1.5 μsec	3.9 μsec
Longest instruction	4.25 μsec	4 μsec	10 μsec
Clock Frequency	8 MHz*	12 MHz	4 MHz
Power Down Mode	Saves first 124 registers	Save first 128 registers	Saves first 64 registers
Context Switching	Saves PC and flags	Saves PC; programmer must save all register	Saves PC, PSW, accumulators, and Index register
Development	40-Pin ROMless (Z8681/82/84)	40-Pin (8751)	40-Pin (68701)
Eprom	4K bytes 8K bytes	4K bytes	2K bytes

^{*} Z8601 = 2K ROM version

Table 1. MCU Comparison (Continued)

Architectural Overview

The three chips have somewhat similar architectures. There are, however, fundamental differences in design criteria.

The 8051 and the MC6801 were designed to maintain compatability with older products, whereas the Z8611 design is free from such restrictions and incorporates many new ideas. Because of this, the accumulator architectures of the MC6801 and the 8051 are not as flexible as that of the Z8611, which allows any register to be used as an accumulator.

Memory Spaces. The Z8611 CPU manipulates data in four memory spaces:

- 60K bytes of external data memory
- 60K bytes of external program memory
- 4K bytes of internal program memory (ROM)
- 144-byte register file

The 8051 CPU manipulates data in four memory spaces;

- 64K bytes of external data memory
- 60K bytes of external program memory
- 4K bytes of internal program memory
- 148-byte register file

The MC6801 manipulates data in three memory spaces:

- 62K bytes of external memory
- 2K bytes of internal program memory
- 149-byte register file

On-Chip ROM. All three chips have internal ROM for program memory. The Z8611 and the 8051 have 4K bytes of internal ROM, and the MC6801 has 2K bytes. In some cases, external memory may be required with the MC6801 that is not necessary with the Z8611 or the 8051.

On-Chip RAM. All three chips use internal RAM as registers. These registers are divided into two categories: general-purpose registers and special function registers (SFRs).

The 124 general-purpose registers in the Z8611 are divided into eight groups of 16

registers each. In the first group, the lowest four registers are the I/O port registers. The other registers are general purpose and can be accessed with an 8-bit address or a short 4-bit address. Using the 4-bit address saves bytes and execution time. Four-bit short addresses are discussed later. All general-purpose registers can be used as accumulators, address pointers, or Index registers.

The 128 general-purpose registers in the 8051 are grouped into two sets. The lower 32 bytes are allocated as four 8-register banks, and the upper registers are used for the stack or for general purpose. The registers cannot be used for indexing or as address pointers.

The MC6801 also has a 128-byte, generalpurpose register bank, which can be used as a stack or as address pointers, but not as index registers.

The main contrast is that any of the Z8611 general-purpose registers can be used for indexing; the MC6801 and the 8051 cannot use registers this way. The Z8611 can use any register as an accumulator; the MC6801 and the 8051 have fixed accumulators. The use of registers as memory pointers is very valuable, and only the Z8611 can use its registers in this way.

The number of general-purpose registers on each chip is comparable. However, because of its flexible design, the Z8611 clearly has a more powerful register architecture.

The Z8611 has 20 special function registers used for status, control, and I/O. These registers include:

- Two registers for 16-bit Stack Pointer (SPH, SPL)
- One register used as Register Pointer for working registers (RP)
- One register for the status flags (FLAGS)
- One register for interrupt priority (IPR)
- One register for interrupt mask (IMR)
- One register for interrupt request (IRQ)
- Three mode registers for the four ports (P1M, P2M, P3M)
- Serial communications port used like a register (SIO)
- Two counter/timer registers (T0, T1)

Architectural Overwiev (Continued)

- One Timer Mode Register (TMR)
- Two prescaler registers (PREO, PRE1)
- Four I/O ports accessed as registers (PORT0, PORT1, PORT2, PORT3)

The 8051 also has 20 special function registers used for status, control, and I/O. They include:

- One register for the Stack Pointer (SP)
- Two accumulators (A, B)
- One register for the Program Status Word (PSW)
- Two registers for pointing to data memory (DPH, DPL)
- Four registers that serve as two 16-bit counter/timers (TH0, TH1, TL0, TL1)
- One mode register for the counter/timers (TMOD)
- One control register for the counter/timers (TCON)
- One register for interrupt enable (IEC)
- One register for interrupt priority (IPC)
- One register for serial communications buffer (SBUF)
- One register for serial communications control (SCON)
- Four registers used as the four I/O ports (P0, P1, P2, P3)

The MC6801 has 21 special function registers used for status, control, and I/O. These include:

- One register for RAM/ROM control
- One serial receive register
- One serial transmit register
- One register for serial control and status
- On serial rate and mode register
- One register for status and control of port 3
- One register for status and control of the timer
- Two registers for the 16-bit timer
- Two registers for 16-bit input capture used with timer

- Two registers for 16-bit output compare used with timer
- Four data direction registers associated with the four I/O ports
- Four I/O ports

The special function registers in the three chips seem comparable in number and function. However, upon closer examination, the SFRs of the MC6801 prove less efficient than those of the Z8611. The MC6801 has five registers associated with the I/O ports, whereas the Z8611 uses only three registers for the same functions. The MC6801 uses four registers to perform the serial communication function, whereas the Z8611 uses only one register and part of another.

The 8051 uses two registers for the accumulators; the Z8611 is not limited by this restriction. The 8051 also uses two registers for the serial communication interface, whereas the Z8611 accomplishes the same job with one register. Another two registers in the 8051 are used for data pointers; these are not necessary in the Z8611 since any register can be used as an address pointer.

The Z8611 uses registers more efficiently than either the MC6801 or the 8051. The registers saved by this optimal design are used to perform the functions needed for enhanced interrupt handling and for register pointing with short addresses. The Z8611 also supplies the extra register required for the external stack. These features are not available on the 8051 or the MC6801.

External Memory. All three chips can access externall memory. The Z8611 and the 8051 can generate signals used for selecting either program or data memory. The Data Memory strobe (the signal used for selecting data or program memory) gives the Z8611 access to 120K bytes of external memory (60K bytes in each program and data memory). The 8051 can use 124K bytes of external memory (64K bytes of external data memory and 60K bytes of external program memory). The MC6801 can access only 62K bytes of external memory and does not distinguish between program and data memory. Thus, the Z8611 and the 8051 are cleary able to access more external memory than the MC6801.

Architectural Overwiev (Continued)

On-Chip Peripheral Function. In addition to the CPU and memory spaces, all chips provide an interrupt system and extensive I/O facilities including I/O pins, parallel I/O ports, a bidirectional address/data bus, and a serial port.

Interrupts. The Z8611 acknowledges interrupts from eight sources, four are external from pins IRQ_0 - IRQ_3 , and four are internal from serial-in, serial-out, and the two counter/timers. All interrupts are maskable, and a wide variety of priorities are realized with the Interrupt Mask Register and the Interrupt Priority Registers (see Table 1). All Z8611 interrupts are vectored, with six vectors located in the on-chip ROM. The vectors are fixed locations, two bytes long, that contain the memory address of the service routine.

The 8051 acknowledges interrupts from five sources: two external sources (from INTO and INT1) and three internal sources (one from each of the internal counters and one from the serial I/O port). All interrupts can be disabled individually or globally. Each of the five sources can be assigned one of two priorities: high or low. All 8051 interrupts are vectored. There are five fixed locations in memory, each eight bytes long, allocated to servicing the interrupt.

The MC6801 has one external interrupt, one nonmaskable interrupt, an internal interrupt request, and a software interrupt. The internal interrupts are caused by the serial I/O port, timer overflow, timer output compare, and timer input capture. The priority of each interrupt is preset and cannot to be changed. The extenal interrupt can be masked in the Condition Code register. The MC6801 vectors the interrupts to seven fixed addresses in ROM where the 16-bit address of the service routine is located.

When an interrupt occurs in the 8051, only the Program Counter is saved; the user must save the flags, accumulator, and any registers that the interrupt service routine might affect. The MC6801 saves the Program Counter, accumulators, Index register, and the PSW; the user must save all registers that the interrupt service routine might affect. The Z8611 saves the Program Counter and the Flags register. To save the 16 working

registers, only the Registers Pointer register need be pushed onto the stack and another set of working registers is used for the service routine.

With regard to interrupts, the Z8611 is cleary superior. The Z8611 requires only one command to save all the working registers, which greatly increases the efficiency of context switching.

I/O Facilities. The Z8611 has 32 lines dedicated to I/O functions. These lines are grouped into four ports with eight lines per port. The ports can be configured individually under software control to provide input, output, multiplexed address/data lines, timing, and status. Input and output can be serial or parallel, with or without handshake. One port can be configured for serial transmission and four ports can be configured for parallel transmission. With parallel transmission, ports 0, 1, and 2 can transmit data with the handshake provided by port 3.

The 8051 also has 32 I/O lines grouped together into four ports of eight lines each. The ports can be configured under program control for parallel or serial I/O. The ports can also be configured for multiplex address/data lines, timing, and status. Handshake is provided by user software.

The MC6801 has 29 lines for I/O (three 8-bit ports and one 5-bit port). One port has two lines for handshake. The ports provide all the signals needed to control input and output either serially or in parallel, with or without multiplexed address/data lines. They can be used to interface with external memory.

The main differences in I/O facilities are the number of 8-bit ports and the hardware handshake. The Z8611 and the 8051 have four 8-bit ports, whereas the MC6801 has three 8-bit ports and an additional 5-bit port. The Z8611 has hardware handshake on three ports, the MC6801 has hardware handshake on only one port, and the 8051 has no hardware handshake.

Counter/Timers. The Z8611 has two 8-bit counters and two 6-bit programmable prescalers. One prescaler can be driven internally or externally; the other prescaler is driven internally only. Both timers can

Architectural Overwiev (Continued)

interrupt the CPU when counting is completed. The counters can operate in one of two modes: they can count down until interrupted, or they can count down, reload the initial value, and start counting down again (continuously). The counters for the Z8611 can be used for measuring time intervals and pulse widths, counting events, or generating periodic interrupts.

The 8051 has two 16-bit counter/timers for measuring time intervals and pulse widths, generating pulse widths, counting events, and generating periodic interrupts. The counter/timers have several modes of operation. They can be used as 8-bit counters or timers with two 5-bit programmable prescalers. They can also be used as 16-bit counter/timers. Finally, they can be set as 8-bit modulo-n counters with the reload value held in the high byte of the 16-bit register. An interrupt is generated when the counter/timer has completed counting.

The MC6801 has one 16-bit counter which can be used for pulse-width measurement and generation. The counter/timer actually consists of three 16-bit registers and an 8-bit control/status register. The timer has an input capture register, an output compare register, and a free-running counter. All three 16-bit registers can generate interrupts.

Serial Communications Interface. The Z8611 has a programmable serial communication interface. The chip contains a UART for full-duplex, asynchronous, serial receiver/transmitter operation. The bit rate is controlled by counter/timer 0 and has a maximum bit rate of 93.500 b/s. An interrupt is generated when as assembled character is transferred to the receive buffer. The transmitted character generates a separate interrupt. The receive register is double-buffered. A hardware parity generator and

detector are integrated.

The 8501 handless serial I/O using one of its parallel ports. The 8051 bit rate is controlled by counter/timer I and has a maximum bit rate of 187,500 b/s. The 8051 generates one interrupt for both transmission and receipt. The receive register is double-buffered.

The MC6801 contains a full-duplex, asynchronous, serial communication interface. The bit rate is controlled by a rate register and by the MCU's clock or an external clock. The maximum bit rate is 62,500 b/s. Both the transmit and the receive registers are double-buffered. The MC6801 generates only one interrupt for both transmit and receive operations. No hardware parity generation or detection is available, although it does have automatic detection of framming errors and overrun conditions.

The 8051 and the MC6801 generate only one interrupt for both transmit and receive, whereas the Z8611 has a separate interrupt for each. The ability to generate separate interrupts greatly enhances the use of serial communications, since separate service routines are often required for transmitting and receiving.

Other differences between the Z8611, MC6801, and the 8051 occur in the hardware parity detector, the double-buffering of registers, framing error detectors and overrun conditions. The 8051 has a faster data rate than either the Z8611 or the MC6801. The MC6801 has the advantage of a hardware framing error detector and automatic detection of overrun conditions. The MC6801 also has both its transmit and receive registers double-buffered. The Z8611 has hardware parity detector, and for detection of framing errors and overrun conditions, a simple, low-overhead software check is possible using only two instructions.

Instruction Architecture

The architecture of the Z8611 is designed specifically for microcomputer applications. This fact is manifest in the instruction composition. The arduous task of programming the MC6801 and the 8051 starkly contrasts with programming the Z8611.

Addressing Modes. The Z8611 and the 8051 both have six addressing modes: Register, Indirect Register, Indexed, Direct, Relative, and Immediate. The MC6801 has five addressing modes: Accumulator, Indexed, Direct, Relative, and Immediate. A quick comparison of these addressing modes

Instruction Architecture (Continued)

reveals the versatility of the Z8611 and the 8051. The addressing modes of the MC6801 have several restrictions, as shown in Table 1. While the 8051 has all the addressing modes of the Z8611, its use of them is restricted. The Z8611 allows many more combinations of addressing modes per instruction, because any of its registers can be used as an accumulator. For example, the instructions to clear, complement, rotate, and swap nibbles are all accumulator oriented in the 8051 and operate on the accumulator only. These same commands in the Z8611 can use any register and access it either directly, with register addressing, or with indirect register addressing.

Indexed Addressing. All three chips differ in their handling of indexing. The Z8611 can use any register for indexing. The 8051 can use only the accumulator as an Index register in conjunction with the data pointer or the Program Counter. The MC6801 has one 16-bit Index register. The address located in the second byte of an instruction is added to the lower byte of the Index register. The carry is added to the upper byte for the complete address. The MC6801 requires the index value to be an immediate value.

The MC6801 has only one 16-bit Index register and an immediate 8-bit value from the second byte of the instruction. Hence, the Indexed mode of the MC6801 is much more restrictive than that of the Z8611. The 8051 must use the accumulator as its only Index register, loading the accumulator with the register, address each time a reference is made. Then, using indexing, the data is moved into the accumulator, eradicating the previous index. This forces a stream of data through the accumulator and requires a reload of the index before access can be made again. The Z8611 is clearly superior to both the MC6801 and the 8051 in the flexibility of its indexed addressing mode.

Short and Long Addressing. Short addressing helps to optimize memory space and execution speed. In sample applications of short register addressing, and eight percent decrease in the number of bytes used was recorded.

Al three chips have short addressing modes, but the Z8611 has short addressing for both external memory and register memory. The 8051 has short addressing for the lowest 32 registers only.

The Z8611 has two different modes for register addressing. The full-byte address can be used to provide the address, or a 4-bit address can be used with the Register Pointer. To use the working registers, the Register Pointer is set for a particular bank of 16 registers, and then one of the 16 registers is addressed with four bits. Another feature for addressing external memory is the use of a 12-bit address in place of a full 16-bit address. To use the 12-bit address. one port supplies the eight multiplexed address/data lines and another port supplies four bits for the address. The remaining four bits of the second port can be used for I/O. This feature allows access to a maximum of 10K bytes of memory.

The 8051 uses short addresses by organizing its lowest 32 registers into four banks. The bank select is located in a 2-bit field in the PSW, with three bits addressing the register in the bank.

The MC6801 used extended addressing for addressing external memory. With a special, nonmultiplexed expansion mode, 256 bytes of external memory can be accessed without the need for an external address latch. The MC6801 consumes one 8-bit port for the address and another port for the data.

Stacks. The Z8611 and the MC6801 provide for external stacks, which require a 16-bit Stack Pointer. Internal stacks use an 8-bit Stack Pointer. The 8051 uses only a limited internal stack requiring an 8-bit Stack Pointer. Using an external stack saves the internal RAM register for general-purpose use.

Summary. The stack structure of the Z8611 and the MC6801 is better than that of the 8051. In most applications, the 8051 is more flexible and easier to program than the MC6801. The Z8611 is easiers to use than either the 8051 or the MC6801 because of its register flexibility and its numerous combinations of addressing modes. The 8051 features a unique $4\mu s$ multiply and divide

Instruction Architecture (Continued)

command. The MC6801 has a multiply, but it takes $10\mu s$ to perform it.

In summary, the Z8611 has the most flexible addressing modes, the most

advanced indexing capabilities, and superior space-and time-saving abilities with respect to short addressing.

Development Support

All vendors provide development support for their products. This section discusses the different support features, including development chips, software, and modules.

Chips. SGS offers an entire family of microcomputer chips for product development and final product. The Z8611 is a single-chip microcomputer with 4K bytes of mask-programmed ROM. For development, two other chips are offered. The Z86E11 4K EPROM and the Z86E21 8K EPROM versions.

Intel offers a similar line of development chips with its 8051 family. The 8031 has no internal ROM and the 8751 has 4K of internal EPROM.

Motorola offers the MC6801, MC6803, MC6803NR, and MC68701. These are all similar except the MC68701 has 2K bytes of EPROM and the MC6801 has 2K bytes of ROM. The MC6803 has no internal ROM and the MC6803NR has neither ROM nor RAM on board.

Software. Development software includes assemblers, and conversion programs. All manufacturers offer some or all of these features.

Since the MC6801 is compatible with the 6800, there is no need for a new assembler. The Z8611 and the 8051 both offer assemblers for their products. The Z8611 MACZ8 assembler generates relocatable and absolute object code. MACZ8 also supports high-level control and data statements, such as IF... THEN... ELSE. Intel offers an absolute macroassembler, ASM51, with their product. They also offer a program for converting 8048 code to 8051 code.

Modules. The Z8611 development module has two 64-pin development versions of the 40-pin, ROM-masked Z8611. Intel offers the EM-51 emulation board, which contains a modified 8051 and PROM or EPROM in place of memory. Motorola has the MEX6801EVM evaluation board for program development.

Additional Features

Additional features include Power Down mode, selftesting, and family-compatibility.

Power Down Mode. All three microcomputers offer a Power Down mode. The Z8611 and the 8051 save all of their registers with an auxiliary power supply. The MC6801 uses an auxiliary power supply to save only the first 64 bytes of its register file.

The Z8611 uses one of the crystal input pins for the external power supply to power the registers in Power Down mode. Since the XTAL2 input must be used, an external clock generator is necessary and is input via

XTAL1. The 8051 and the MC6801 both have an input reserved for this function. The MC6801 uses the $V_{\rm CC}$ standby pin, and the 8051 uses the $V_{\rm pd}$ pin.

Family Compatibility. Another strength of the Z8611 is its expansion bus, which is completely with the Z8000 Family Z-BUS. This means that all Z-BUS peripherals can be used directly with the Z8611.

The MC6801 is fully compatible with all MC6800 family products. The 8051 is software compatible with the older 8048 series and all others in that family.

Benchmark

The following benchmark tests were used in this report to compare the Z8611, 8051, and MC6801:

- Generate CRC check for 16-bit word.
- Search for a character in a block of memory.
- Execute a computed GOTO jump to one of eight locations depending on which of the eight bits in set.
- Shift a 16-word five places to the right.
- Move a 64-byte block of data from external memory to the register file.
- Toggle a single bit on a port.
- Measure the subroutine overhead time.

These programs were selected because of their importance in microcomputer applications. Algorithms that reflect a unique function or feature were excluded for the sake of comparison. Although programs can be optimized for a particular chip and for a particular attribute (code density or speed) these programs were not.

The figures cited in this text are taken directly from the vendor's documentation. Therefore, the cycles given below for the MC6801 and the 8051 are in machine cycles and the Z8611 figures are given in clock cycles. The Z8611 clock cycles should be divided by six to give the instruction time in microseconds. The 8051 and MC6801 machine cycle is $1\mu s$, and the Z8611 clock cycle is $.166\mu s$ at 12MHz.

Because of the lack of availability of the MC6801 and the 8051, the benchmark programs listed here have not yet been run. When these products are readily available, the programs will be run and later editions of this document will reflect any changes in

the findings.

Program Listing

		CRC Generation		
8051			Machine Cycles	Bytes
	MOV	INDEX, #8	1	2
LOOP:	MOV	A,DATA	1	2
	XRL	A,HCHECK	1	2 2 1
	RLC	A	1	1
	MOV	A,LCHECK	1	2
	XRL	A,LPOLY	1	2 1 2 2 2
	RLC	A	1	1
	MOV	LCHECK,A	1	2
	VOM	A,HCHECK	1	2
	XRL	A,HPOLY	1	2
	RCL	A	1	1
	MOV	HCHECK, A	1	2
	CLR	С	1	1 2 1 2
	MOV	A,DATA	1	2
	RCL	A	1	1
	VOM	DATA,A	1	1 2 3
	DJNZ	INDEX,LOOP	2	3
	RET		2	1
	N = 3 +	17X8 = 139 cycles		
	@12	$MHz = 139\mu s$		
	Instru	actions = 18		
	Bytes	= 31		

MC680	l		Machine Cycles	Bytes
	LDAA	μ\$08	2	2
LOOP:	STAA	COUNT	3	2
	LDAA	HCHECK	3	2
	EORA	DATA	3	2
	ROLA		2	l
	LDAD	POLY	4	2
	EORA	HCHECK	3	2
	EORB	LCHECK	3	2
	ROLB		2	1
	ROLA		2	1
	STAD	LCHECK	4	2
	ASL	DATA	6	3
	DEC	COUNT	6	3
	BNE	LOOP	4	2
	RTS		5	1
	N = 45X	(8 + 7 = 367 cycles)		
	@4 N	MHz = 367μs		
	Instru	actions = 15		
	Bytes	= 28		

Z8611			Clock Cycles	Bytes
	LD	INDEX,#8	-6	2
LOOP:	LD	R6,DATA	6	2
	XOR	R6,HCHECK	6	2
	RLC	R6	6	2
	XOR	LCHECK, LPOLY	6	2
	RLC	LCHECK	6	2
	XOR	HCHECK, HPOLY	6	2
	RLC	HCHECK	6	2
	RCF		6	1
	RLC	DATA	6	2
	DJNZ	INDEX,LOOP	12or10	2
	RET		14	1
	N = 20 -	+66X7 +64 = 546 cycles		
	@12	$MHz = 91 \mu s$		
	Instru	uctions = 12		
	Bytes	:= 22		

Character Search Through Block	of 40 Byte	s
8051	Machine Cycles	Bytes
MOV INDEX, #41	1	2
MOV DPTR, #TABLE	2	3
LOOP1: DJNZ INDEX,LOOP2	2	2
SJMP OUT	2	2
LOOP2: MOV A, INDEX	1	2
MOVC A,@A+DPTR	2	1
CJNE A, CHARAC, LOOP1	2	3
OUT:		
N = 3 + 39X7 + 4 = 280 cycles		
@12 MHz = 280μs		
Instructions = 7		
Bytes = 15		

MC6801	l		Machine Cycles	Bytes
	LDAB	# \$40	2	2
	LDAA	#CHARAC	2	2
	LDX	#TABLE	3	3
LOOP:	CMPA	\$0,X	4	2
	BEQ	OUT	4	2
	INX		3	l
	DECB		2	1
	BNE	LOOP	4	2
OUT:	-			
	-			
	_			
	@4 M Instru	40X7 = 687 cycles MHz = 687μs actions = 8		
	Bytes	= 15		

Z8611			Clock Cycles	Bytes
	LD	INDEX, #40	- 6	2
LOOP:	LD	DATA, TABLE (INDEX)	10	3
	CP	DATA, CHARAC	6	2
	JR	Z,OUT	12 or 10	2
	DJNZ	INDEX,LOOP	12 or 10	2
OUT:	_			
	N = 6 + 1	38X40 = 1524 cycles		
	@12	$MHz = 254 \mu s$		
	Instru	actions = 5		
	Bytes	= 11		

	Shi	ft 16-Bit Word to Right	5-Bits	
8051 LOOP:	MOV RRC MOV MOV RRC MOV DJNZ N = 1 + @12	A WORD + 1, A A, WORK A WORD, A INDEX, LOOP 99X5 = 46 Cycles MHz = 46 Local Sections = 9	Machine Cycles 1 1 1 1 1 1 1 2	Bytes 2 1 2 1 2 2 1 2 2 2 2 2 2
MC6801	LDX LDAD LSRD DEX BNE STAD N = 10X @4 N	WORK LOOP WORD $(5+1)=61$ Cycles $Mz=61\mu s$ actions = 6	Machine Cycles 6 4 3 3 4 4	Bytes 3 2 1 1 2 2 2
Z8611 LOOP:	RRC RRC DJNZ N=6+ @12	INDEX, #5 WORD + 1 WORD INDEX, LOOP 4X30 + 28 = 154 Cycles MHz = 26µs actions = 5 = 9	Clock Cycles 6 6 6 6 6 12 or 10	Bytes 2 1 2 2 2 2

		Computed GOTO		
8051	_		Machine Cycles	Bytes
	MOV	INDEX,@40	-1	-2
LOOP:	MOV	A,DATA	1	2
Į.	RLC	A	1	1
	JC	OUT	2	2
	VOM	A,INDEX	1	1
}	ADD		1	2
	MOV	INDEX,A	1	1
	SJMP		2	2
OUT:	MOV	DPTR,#TABLE	2	3
	MOV	A,INDEX	1	l
	JMP	@A + DPTR	2	1
TABLE:	: LCALL	ADDR1		3
	_			
	_			
	LCALL	ADDRN	2	
		9X7 + 11 = 75 Cycles MHz = 75μs		
	Instru Bytes	ections = 12 = 21		

ı					
	MC6801	l		Machine Cycles	Bytes
ı		LDAB	#2	2	2
		LDX	TABLE	3	3
	LOOP:	RORA		2	1
		BCS	OUT	4	2
		ABX		3	1
		JMP	LOOP	. 3	2
	OUT:	LDX	O,X	5	3
		JMP	O,X	4	3
١		N = 8X1	2+14=110 Cycles		
		@4 N	MHz = 110μs		
		Instru	actions = 8		
1		Bytes	= 17		
ų					

Z8611			Clock	_
			Cycles	Bytes
i	CLR	INDEX	6	2
LOOP:	INC	INDEX	6	1
	RLC	DATA	6	2
	JR	NC,LOOP	12 or 10	2
1	LD	ADDR, TABLE 1, (INDEX)	10	3
	LD	ADDR+1,TABLE 2,(INDEX)	10	3
	JP	@ADDR	12	2
1	N = 6 + 2	24X7 + 54 = 228 Cycles		
	@121	MHz = 38µs		
	Instru	ctions = 7		
Ì	Bytes	= 15		

	Move 64-Byte Block		
8051 LOOP:	MOV INDEX, #COUNT MOV DPTR, #ADDR1 MOVX A, @DPTR INC #ADDR1 MOV @ADDR2, A INC ADDR2 JINZ INDEX, LOOP N = 1 + 9X64 = 577 Cycles @12 MHz = 577µs Instructions = 7 Bytes = 10	Machine Cycles 1 2 2 1 1 1 2	Bytes 2 3 1 1 1 1 1 1 1
MC6801	LDAB #COUNT LDX ADDR1 LDAA O,X INX STAA ADDR1 LDX ADDR2 STAA O,X INX STX ADDR2 DECB BNE LOOP N = 64X36 + 2 = 2306 cycles @4 MHz = 2306µs Instructions = 11 Bytes = 21	Machine Cycles 2 4 4 4 3 4 4 4 4 3 4 4 4 4 3 4 4 4 4 4	Bytes 2 3 2 1 2 3 2 1 2 2 1 2 2 1 2 2
Z8611 LOOP:	LD INDEX, #COUNT LDEI @ADDR2, @ADDR1 DINZ INDEX, LOOP N=6+63X30+28=1924 Cycles @12 MHz=321 \(\mu \) Instructions = 3 Bytes = 6	Clock Cycles 6 18 12 or 10	Bytes 2 2 2 2

Toggle a Port Bit	t
XRL PO, #YY N = 2 Cycles @12 MHz = 2μs Instructions = 1 Bytes = 3	Machine Cycles Bytes 2 3
LDAA PORTO EORA #YY STAA PORTO N = 8 Cycles @4 MHz = 8\mu s Instructions = 3 Bytes = 6	Machine Cycles Bytes 3 2 2 2 3 2
Z8611 XOR PORTO #YY $N = 10$ Cycles @12 MHz = $1.7\mu s$ Instructions = 1 Byte = 2	Clock Cycles Bytes 10 2

	Subroutine Call/Return	a Overhead	
8051	LCALL SUBR	Machine Cycles 2	Bytes 3
SUBR:		2	1
MC680	I JSR SUBR — —	Machine Cycles	Bytes 2
SOBII.	RTS $N = 14$ Cycles $@4$ MHz = 14μ s Instructions = 2 Bytes = 3	5	1
Z8611	CALL @SUBR —	Clock Cycles 20	Bytes 2
SUBR:	RET N = 34 Cycles @ 12 MHz = 5.7μs Instructions = 2 Bytes = 3	14	1

Results Table 2 summarizes the results of this comparison. The relative performance column lists the speeds of the MC6801 and 8051 divided by the Z8611 speeds (12 MHz). The overall performance averages the separate relative performances. The higher the number, the faster the Z8611 as compared to the MC6801 and the 8051.

The relative performance figures show that

the Z8611 runs 50 percent faster than the 8051 and 250 percent faster than the MC6801. Although speed is not necessarily the most important criterion for selecting a particular product, the Z8611 proves to be an undeniably superior product when speed is added to the advantages of programming ease, code density, and flexibility.

Benchmark Test	1 ' ' ' '		(12 1	8051 Z8 12 MHz) (8 MHz) cles time cycles time		MHz)	Z8 (12 MHz) cycles time		Relative Performance MC6801 8051	
CRC Generation	367	367	139	139	546	137	546	91	4.03	1.53
Character Search	687	687	280	280	1524	382	1524	254	2.70	1.10
Computed GOTO	110	110	75	75	228	57	228	38	2.89	1.97
Shift Right 5 Bits	61	61	46	46	154	38	154	26	2.35	1.78
Move 64-Byte block	2306	2306	577	577	1924	481	1924	321	7.18	1.80
Subroutine Overhead	14	14	. 4	4	34	8.5	34	5.7	2.46	0.70
Toggle a Port Bit	8	8	2	2	1	2.5 erall rmance	10	1.7	4.71 3.76	1.18

Note: All times are given in microseconds

Table 2. Benchmark Program Result

		Bytes			Instructions			Time (microseconds)		
	MC6801	8051	Z8611	MC6801	8051	Z8611	MC6801	8051	Z8611	
CRC Generation	28	31	22	15	18	12	367	139	91	
Character Search	15	15	11	8	7	5	687	280	254	
Shift Right 5 Bits	11	15	9	6	9	5	61	46	26	
Computed GOTO	17	21	15	8	12	7 .	110	75	38	
Move Block	21	10	6	11	7	3	2306	577	321	
Toggle Port Bit	6	3	2	3	1	1	8	2	1.7	
Subroutine Call	3	4	3	2	2	2	14	4	5.7	

Table 3. Byte/Instruction/Time Comparison

Summary The hardware of the three chips compared is very similar. The Z8611, however, has several advantages, the most important of which is its interrupt structure. It is more advanced than the interrupt structures of both the 8051 and the MC6801. Other advantages of the Z8611 over either the MC6801 or the 8051 include I/O facilities with parity detection and hardware handshake and a larger amount of internal ROM (the MC6801 has only 2K bytes).

Substantial differences are apparent with regard to software architecture. The addressing modes of the Z8611 are more

flexible than those of either the MC6801 or the 8051. The Z8611 can use byte-saving addressing with working registers, and it has short external addresses for saving I/O lines. It can also provide for an external stack. The register architecture (as opposed to the accumulator architecture) of the Z8611 saves execution time and enhances programming speed by reducing the byte count.

The Z8611 microcomputer stands out as the most powerful chip of the three, and concurrently, it is the easiest to program and configure.

A Programmer's Guide to the Z8 Microcomputer

Introduction

The Z8 is the firts microcomputer to offer both a highly integrated microcomputer on a single chip and a fully expandable microprocessor for I/O-and memory-intensive applications. The Z8 Z8601, the first one, has two timer/counters, a UART, 2K bytes internal ROM, and a 144-byte internal register file including 124 bytes of RAM, 32 bits of I/O, and 16 control and status registers. In addition, the Z8 can address up to 124K bytes of external program and data memory, which can provide full, memorymapped I/O capability.

This application note describes the

important features of the Z8, with software examples that illustrate its power and ease of use. It is divided into sections by topic; the reader need not read each section sequentially, but may skip around to the sections of current interest.

It is assumed that the reader is familiar with the Z8 and its assembly language, as described in the following documents:

- Z8 Technical/Manual (O.C.: DAZ8TM/2)
- Z8 Programming Manual (O.C.: DAZ8PM/2)

Accessing Register Memory

The Z8 register space consists of four I/O ports, 16 control and status registers, and 124 general-purpose registers. The general-purpose registers are RAM areas typically used for accumulators, pointers, and stack area. This section describes these registers and how they are used. Bit manipulation and stack operations affecting the register space are discussed in Sections 4 and 5, respectively.

Registers and Register Pairs. The Z8 supports 8-bit registers and 16-bit register pairs. A register pair consists of an even-numbered register concatenated with the next higher numbered register (00H and 01H, 02H and 03H,...7EH and 7FH, F0H and F1H, ... FEH and FFH). A register pair must be addressed by reference to the even-numbered register. For example,

F1H and F2H is not a valid register pair; F0H and F1H is a valid register pair, addressed by reference to F0H.

Register pairs may be incremented (INCW) and descremented (DECW) and are useful as pointers for accessing program and external data memory. Section 3 discusses the use of register pairs for this purpose.

Any instruction which can reference or modify an 8-bit register can do so to any of the 144 registers in the Z8, regardless of the inherent nature of that register. Thus, I/O ports, control, status, and general-purpose registers may all be accessed and manipulated without the need for special-purpose instructions. Similarly, instructions which reference or modify a 16-bit register pair can do so to any of the valid 72 register pairs. The only exceptions to this rule are:

- The DINZ (decrement and jump if nonzero) instruction may successfully operate on the general-purpose RAM registers (04H-7FH) only.
- Six control registers are write-only registers and therefore, may be modified only by such instructions as LOAD, POP, and CLEAR. Instructions such as OR and AND require that the current contents of the operand be readable and therefore will not function properly on the write-only registers. These registers are the following: the timer/counter prescaler registers PREO and PRE1, the port mode registers POIM, P2M, and P3M, the interrupt priority register IPR.

Register Pointer. Within the register addressing modes provided by the Z8, a register may be specified by its full 8-bit address (0-7FH, F0H-FFH) or by a short 4-bit address. In the latter case, the register is viewed as one of 16 working registers with-in a working register group. Such a group must be aligned on a 16-byte boundary and is addressed by Register Pointer RP (FDH). As an example, assume the Register Pointer contains 70H, thus pointing to the working register group from 70H to 7FH. The LD instruction may be used to intialize register 76H to an immediate value in one of two ways:

LD 76H,#1 !8-bit register address is given by instruction (3 byte instruction)!

or
LD R6,#1 !4-bit working register
address is given by
instruction; 4-bit working
register group address is
given by Register Pointer
(2 byte instruction)!

The address calculation for the latter case is illustrated in Figure 1. Notice that 4-bit working-register addressing offers code compactness and fast execution compared to its 8-bit counterpart.

To modify the contents of the Register Pointer, the Z8 provides the instruction

SRP #value

Execution of this instruction will load the upper four bits of the Register Pointer; the lower four bits are always set to zero.

Although a load instruction such as

LD RP, # value

could be used to perform the same function, SRP provides execution speed (six vs. ten cycles) and code space (two vs. three bytes) advantages over the LD instruction. The instruction

SRP #70H

is used to set the Register Pointer for the above example.




Figure 1. Address Calculation Using the Register Pointer

Context Switching. A typical function performed during an interrupt service routine is context switching. Context switching refers to the saving and subsequent restoring of the program counter, status, and registers of the interrupted task. During an interrupt machine cycle, the Z8 automatically saves the Program Counter and status flags on the stack. It is the responsibility of the interrupt service routine to preserve the register space. The recommended means to this end is to allocate a specific portion of the register file for use by the service routine. The service routine thus preserves the register space of the interrupted task by avoiding modification of registers not

allocated as its own. The most efficient scheme with which to implement this function in the Z8 is to allocate a working register group (or portion thereof) to the interrupt service routine. In this way, the preservation of the interrupted task's registers is solely a matter of saving the Register Pointer on entry to the service routine, setting the Register Pointer to its own working register group, and restoring the Register Pointer prior to exiting the service routine. For example, assume such a register allocation scheme has been implemented in which the interrupt service routine for IRQ0 may access only working register Group 4 (registers 40H-4FH). The

service routine for IROO should be headed by the code sequence:

PUSH RP

!preserve Register Pointer of

interrupted task!

SRP #40H

!address working register

group 4!

Before exiting, the service routine should execute the instruction

POP RP

to restore the Register Pointer to its entry value.

It should be noted that the technique described above need not be restricted to interrupt service routines. Such a technique might prove efficient for use by a subroutine requiring intermediate registers to produce its outputs. In this way, the calling task can assume that its environment is intact upon return from the subroutine.

Addressing Mode. The Z8 provides three addressing modes for accessing the register space: Direct Register, Indirect Register, and Indexed.

Direct Register Addressing. This addressing mode is used when the target register address is known at assembly time. Both long (8-bit) register addressing and short (4-bit) working register addressing are supported in this mode. Most instructions supporting this mode provide access to single 8-bit registers. For example:

LD FEH, #HI STACK

> !load register FEH (SPH) with the upper 8-bits of the label STACK!

AND 0,MASK_REG

!AND register 0 with register named MASK_REG!

OR 1.R5 !OR register 1 with working register 5!

Increment word (INCW) and decrement word (DECW) are the only two Z8 instructions which access 16-bit operands. These instructions are illustrated below for the direct register addressing mode.

INCW RRO !increment working register pair RO, R1: $R1 \leftarrow R1 + 1$ $R0 \leftarrow R0 + carry!$

DECW 7EH !decrement working register pair 7EH, 7FH: 7FH←7FH – 1

7EH ← 7EH - carry!

Note that the instruction

INCW RR5

will be flagged as an error by the assembler (RR5 not even-numbered)

Indirect Register Addressing. In this addressing mode, the operand is pointed to by the register whose 8-bit register address or 4-bit working register address is given by the instruction. This mode is used when the target register address is not known at assembly time and must be calculated during program execution. For example, assume registers 60H - 7FH contain a buffer for output to the serial line via repetitive calls to procedure SERIAL_OUT.

SERIAL_OUT expects working register 0 to hold the output character. The following instructions illustrate the use of the indirect addressing mode to accomplish this task:

LD R1.#20H

> !working register 1 is the byte counter: output 20H bytes!

LD R2, #60H

> !working register 2 is the buffer pointer register!

out_again:

LD R0,@R2

> !load into working register 0 the byte pointed to by working register 2!

INC R2 !increment pointer! CALL SERIAL_OUT

!output the byte!

DINZ R1, out_again !loop till done!

Indirect addressing may also be used for accessing a 16-bit register pair via the INCW and DECW instructions. For example.

INCW @RO !increment the register pair whose address is contained in working register 0!

DECW @7FH

!decrement the register pair whose address is contained in register 7FH!

The contents of registers RO and 7FH should be even numbers for proper access: when referencing a register pair, the least significant address bit is forced to the appropriate value by the Z8. However, the register used to point to the register pair need not be an even-numbered register.

Since the indirect addressing mode permits calculation of a target address prior to the desired register access, this mode may be used to simulate other, more complex addressing modes. For example, the instruction

SUB 4.BASE(R5)

requires the indexed addressing mode which is not directly supported by the Z8 SUBtract instruction. This instruction can be simulated as follows:

I.D R6. #BASE

> !working register 6 has the base address!

ADD R6.R5 !calculate the target address! SUB 4,@R6 !now use indirect addressing

to perform the actual subtract!

Any available register or working register may be used in place of R6 in the above example.

Indexed Addressing. The indexed addressing mode is supported by the load instruction (LD) for the transference of bytes between a working register and another register. The effective address of the latter register is given by the instruction which is offset by the contents of a designated working (index) register. This addressing mode provides efficient memory usage when addressing consecutive bytes in a block of register memory, such as a table or a buffer. The working register used as the index in the effective address calculation can serve the additional role of counter for control of a loop's duration.

For example, assume an ASCII character buffer exists in register memory starting at address BUF for LENGTH bytes. In order to determine the logical length of the character string, the buffer should be scanned backward until the first nonoccurrence of a blank character. The following code sequence may be used to accomplish this task:

I.D RO. # LENGTH

> !lenath of buffer! !starting at buffer end. look for 1st non-blank!

loop:

R1,BUF-1(R0) R1,#'' LD

CP

ΙR ne.found

!found non-blank!

DJNZ RO, loop

!look at next!

all blanks: !lenath = 0!

found:

5 instructions

12 bytes

1.5 us overhead

10.5 µs (average) per character tested

At labels "all_blanks" and "found," RO contains the length of the character string. These labels may refer to the same location, but they are shown separately for an application where special processing is required for a string of zero length. To perform this task without indexed addressing would require a code sequence such as:

R1, #BUF + LENGTH - 1 LD

I.D RO, #LENGTH

> !starting at buffer end, look for 1st non-blank!

loopl:

ĆР @R1.#''

TR ne.foundl

!found non-blank!

DEC R1 !dec pointer!

DINZ RO.loopl

lare we done?!

all blanksl: !lenath = 0!

foundl:

6 instructions

13 bytes

3 μ s overhead

9.5 us (average) per character tested

The latter method requires one more byte of program memory than the former, but is faster by four execution cycles (1 μ s) per character tested.

As an alternate example, assume a buffer exists as described above, but it is desired to scan this buffer forward for the first occurrence of an ASCII carriage return. The following illustrates the code to do this:

LD R0,#-LENGTH
!starting at buffer start, look
for 1st carriage return
(=0DH)!

next:

LD rl,BUF + LENGTH(R0)

CP Rl, #0DH

JR eq,cr !found it!

INC RO !update counter/index!

JR nz, next

!try again!

cr:___

ADD RO, # LENGTH

!RO has length to CR!

7 instructions 16 bytes

 $1.5 \mu s$ overhead

 $12 \mu s$ (average) per character tested

Accessing Program and External Data Memory

In a single instruction, the Z8 can transfer a byte between register memory and either program or external data memory. Load Constant (LDC) and Load Constant and Increment (LDCI) reference program memory; Load External (LDE) and Load External and Increment (LDEI) reference external data memory. These instructions require that a working register pair contain the address of the byte in either program or external data memory to be accessed by the instruction (indirect working register pair addressing mode). The register byte operand is specified by using the direct working register addressing mode in LDC and LDE or the indirect working register addressing mode in LDCI and LDEI. In addition to performing the designated byte transfer. LDCI and LDEI automatically increment both the indirect registers specified by the instruction. These instructions are therefore efficient for performing block moves between register and either program or external data memory. Since the indirect addressing mode is used to specify the operand address within program or external data memory, more complex addressing modes may be simulated as discussed earlier in Section 2.4.2. For example, the instruction

LDC R3,BASE(R2)

requires the indexed addressing mode, where BASE is the base address of a table in program memory and R2 contains the offset from table start to the desired table entry.

The following code sequence simulates this instruction with the use of two additional registers (R0 and R1 in this example).

LD RO, #.H BASE

LD R1,#.L BASE

!RRO has table start address!

ADD R1,R2

ADC R0,#0

!RRO has table entry address!

LDC R3,@RR0

!R3 has the table entry!

Configuring the Z8 for I/O Applications vs.

Memory Intensive Applications. The Z8 offers a high degree of flexibility in memory and I/O intensive applications. Thirty-two port bits are provided of which 16, 12, eight, or zero may be configured as address bits to external memory. This allows for addressing of 62K, 4K or 256 bytes of external memory, which can be expanded to 124K, 8K, or 512 bytes if the Data Memory Select output (DM) is used to distinguish between program and data memory accesses. The following instructions illustrate the code sequence required to configure the Z8 with 12 external addressing lines and to enable the Data Memory Select output.

LD P01M, #(2)00010010H

!bit 3-4: enable AD_0 - AD_7 ;

bit 0-1: enable $A_8 - A_{11}$!

LD P3M, #(2)00001000H

!bit 3-4: enable \overline{DM} !

Accessing Program and External Data Memory (Continued)

The two bytes following the mode selection of ports 0 and 1-should not reference external memory due to pipelining of instructions within the Z8. Note that the load instruction to P3M satisfies this requirement (providing that it resides within the internal 2K bytes of memory).

LDC and LDE. To illustrate the use of the Load Constant (LDC) and Load External (LDE) instructions, assume there exists a hardware configuration with external memory and Data Memory Select enabled. The following module illustrates a program for

tokenizing an ASCII input buffer. The program assumes there is a list of delimiters (space, comma, tab, etc.) in program memory at address DELIM for COUNT bytes (accessed via LDC) and that an ASCII input buffer exists in external data memory (accessed via LDE). The program scans the input buffer from the current location and returns the start address of the next token (i.e. the address of the first nondelimiter found) and the length of that token (number of characters from token start to next delimiter).

MACZ8 LOC	ОВ	2.0 CODE ST	MT SOURCE ST.	ATEMENT		
			2 CONSTANT 3 COUNT 4 GLOBAL	:=	6	
P 0000	20	3B 2C		\$SECTION ARRAY	PROGRAN COUNT E	
P 0003	2E	OA OD	7 8		['','	;' , ',' , '.' , OAH, ODH]
P 0006				PROCEDU	RE	
			11 Purpose = 12 13	*****	To find to	he next token within an uffer.
			14 Input = 15 16 17		RRO = a	address of current location within input buffer in external memory.
			18 Output = 19 20 21 22 23 24		RR0 = 8 R2 = 1 R3 = 6	address of start of next token address of new token's ending delimiter length of token ending delimiter 38, R9 destroyed
			25 ********* 26 ENTRY	*******	*******	************
P 0006	B0	E2	27 28	clr D0	R2	linit. length counter!
P 0008 P 000A P 000C P 000F P 0012	82 A0 D6 FD 8D	30 E0 002E' 0015' 0018'	29 30 31 32 33	LDE incw call IF C T EXIT	R3,@RR0 RR0 check HEN	!get byte from input buffer! !increment pointer! !look for non-delimiter!
P 0015	8D	0008′	34 35	FI OD		
P 0018 P 001Å	48 58	EO E1	36 37 38 39	ld ld D0	R4,R0 R5,R1	!RR4 = token starting addr!
P 001C P 001D	2E 82	30	40 41	inc LDE	R2 R3,@RR0	linc. length counter! !get next input byte!

Accessing Program and External Data Memory (Continued)

P 001F P 0022 P 0025	D6 7D 8D	002E' 0028' 002D'	42 43 44 45	call IF NC EXIT FI	check THEN	!look for delimite	
P 0028 P 002A	A0 8D	E0 001C'	46 47 48	incw 0D	RR0	!point to next by	rte!
P 002D P 002E	AF		49 50 END 51	ret scan			
P 002E			52 check 53 !	PROCEDU	compared delimite end or some country of the countr	e current character r table until table match found = start address of e length of that byte to be scrutiniz ag = 1 => input delimiter (no match ag = 0 => input miter (match found R8, R9 destroyed	of table table ed byte ch found)
			69 ************************************	******	*****	******	***********
P 002E P 0030	6C 7C	00* 00*	71 72 73	ld ld		6,#HI DELIM 7,#LO DELIM	! !RR6 points to delimiter list!
P 0032	8C	06	74	ld	R	8,#COUNT	!R8 = length of list!
P 0034 P 0036 P 0038 P 003A P 003C P 003E	C2 A0 A2 6B 8A DF	96 E6 93 03 F6	75 here: 76 77 78 79 80 81 82 83 bye:	LDC incw cp jr djnz scf	R R ee	9, @ RR6 R6 9,R3 g,bye 8,here	!get table entry! !point to next entry! !R3 = delimiter?! !yes, carry = 0! !next entry! !table done. R3 not a delimiter!
P 003F P 0040	AF		84 85 END 86 END	ret check SCAN			

0 ERRORS ASSEMBLY COMPLETE

²⁷ instructions 58 bytes Execution time is a function of the number of leading delimiters before token start (x) and the number of characters in the token (y): 123 μs overhead + 59 × μs 2 102y μs (average) per token

Accessing Program and External Data Memory (Continued)

LDCI. A common function performed in Z8 applications is the initialization of the register space. The most obvious approach to this function is the coding of a sequence of "load register with immediate value" instructions (each occupying three program bytes for a register or two program bytes for a working register). This approach is also the most efficient technique for initializing less than eight consecutive registers or 14 consecutive working registers. For a larger register block, the LDCI instruction provides an economical means of initializing consecutive registers from an initialization table in program memory. The following code excerpt illustrates this technique of initializing control registers F2H through FFH from a 14-byte array (INIT_tab) in program memory:

!RP not FOH! R6, #.H INIT__tab I.D I.D R7, #.L INIT__tab LD R8. #F2H !1st reg to be initialized! LD R9,#14 !length of register block! loop: LDCI @R8, @RR6 !load a register from the init table! DJNZ R9,loop Icontinue till done!

7 instructions 14 bytes 7.5 µs overhead 7.5 µs per register initialized

LDEI. The LDEI instruction is useful for moving blocks of data between external and register memory since auto-increment is performed on both indirect registers designated by the instruction. The following code excerpt illustrates a register buffer being saved at address 40H through 60H into external memory at address SAVE:

R10, #.H SAVE !external memory! LD R11, #.L SAVE !address! I.D R8, #40H !starting register! I.D R9, #21H !number of registers to save in external data memory! loop: LDEI @RR10,@R8 !init a register! DJNZ R9,loop !until done! 6 instructions 12 bytes $6 \mu s$ overhead $7.5 \mu s$ per register saved

Bit Manipulations

SRP

#00H

Support of the test and modification of an individual bit or group of bits is required by most software applications suited to the Z8 microcomputer. Initializing and modifying the Z8 control registers, polling interrupt requests, manipulating port bits for control of or communication with attached devices, and manipulation of software flags for internal control purposes are all examples of the heavy use of bit manipulation functions. These examples illustrate the need for such functions in all areas of the Z8 register space. These functions are supported in the Z8 primarily by six instructions:

- Test under Mask (TM)
- Test Complement under Mask (TCM)

- AND
- OR
- XOR
- Complement (COM)

These instructions may access any Z8 register, regardless of its inherent type (control, I/O, or general purpose), with the exception of the six write-only control registers (PRE0, PRE1, P01M, P2M, P3M, IPR) mentioned earlier in Section 2.1. Table 1 summarizes the function performed on the destination byte by each of the above instructions. All of these instructions, with the exception of COM, require a mask

Bit Manipulations (Continued)

operand. The "selected" bits referenced in Table 1 are those bits in the destination operand for which the corresponding mask bit is a logic 1.

Opcode	Use
TM	To test selected bits for logic 0
TCM	To test selected bits for logic 1
AND	To rest all but selected bits to logic 0
OR	To set selected bits to logic 1
XOR	To complement selected bits
COM	To complement all bits

Table 1. Bit Manipulation Instruction Usage

The instructions AND, OR, XOR, and COM have functions common to today's micro-processors and therefore are not described in depth here. However, examples of the use of these instructions are laced throughout the remainder of this document, thus giving an integrated view of their uses in common functions. Since they are unique to the Z8, the functions of Test under Mask and Test Complement under Mask, are discussed in more detail next.

Test under Mask (TM). The Test under Mask instruction is used to test selected bits for logic 0. The logical operation performed is

destination AND source

Neither source nor destination operand is modified; the FLAGS control register is the only register affected by this instruction. The zero flag (Z) is set if all selected bits are logic 0; it is reset otherwise. Thus, if the selected destination bits are either all logic 1 or a combination of 1s and 0s, the zero flag would be cleared by this instruction. The sign flag (S) is either set or reset to reflect the result of the AND operation; the overflow flag (V) is always reset. All other flags are unaffected. Table 2 illustrates the flag settings which result from the TM instruction on a variety of source and destination

operand combinations. Note that a given TM instruction will never result in both the Z and S flags being set.

Test Complement under Mask. The Test Complement under Mask instruction in used to test selected bits for logic 1. The logical operation performed is

(NOT destination) AND source.

As in Test under Mask, the FLAGS control register is the only register affected by this operation. The zero flag (Z) is set if all selected destination bits are 1; it is reset otherwise. The sign flag (S) is set or reset to reflect the result of the AND operation; the overflow flag (V) is always reset. Table 3 illustrates the flag settings which result from the TCM instruction on a variety of source and destination operand combinations. As with the TM instruction, a given TCM instruction will never result in both the Z and S flags being set.

Destination	Source		Flags			
(binary)	(binary)	Z	S	V		
10001100	01110000	1	0	0		
01111100	01110000	0	0	0		
10001100	11110000	0	1	0		
11111100	11110000	0	1	0		
00011000	10100001	1	0	0		
01000000	10100001	1	0	0		

Table 2. Effects of the TM Instruction

Destination	Source		Flags	
(binary)	(binary)	Z	S	V
10001100	01110000	0	0	0
01111100	01110000	1	0	0
10001100	11110000	0	0	0
11111100	11110000	1	0	0.
00011000	10100001	0	1	0
01000000	10100001	0	1	0

Table 3. Effects of the TCM Instruction

Stack Operations

The Z8 stack resides within an area of data memory (internal or external). The current address in the stack is contained in the stack pointer, which decrements as bytes are pushed onto the stack, and increments as bytes are popped from it. The stack pointer occupies two control register bytes (FEH and FFH) in the Z8 register space and may be manipulated like any other register. The stack is useful for subroutine calls, interrupt service routines, and parameter passing and saving. Figure 2 illustrates the downward growth of a stack as bytes are pushed onto it.




Figure 2. Growth of a Stack

Internal vs. External Stack. The location of the stack in data memory may be selected to be either internal register memory or external data memory. Bit 2 of control register P01M (F8H) controls this selection. Register pair SPH (FEH), SPL (FFH) serves as the stack pointer for an external stack. Register SPL is the stack pointer for an internal stack. In the latter configuration, SPH is available for use as a data register. The following illustrates a code sequence that initializes external stack operations:

LD P01M, #(2)00000000H

!bit 2: select external stack!
LD SPH, #.H STACK
LD SPL, #.L STACK

CALL. A subroutine call causes the current Program Counter (the address of the byte following the CALL instruction) to be pushed onto the stack. The Program Counter is loaded with the address specified by the

CALL instruction. This address may be a direct address or an indirect register pair reference.

For example,

LABEL 1: CALL 4F98H
!direct addressing: PC is
loaded with the hex value
4F98;
address LABEL 1+3 is

LABEL 2: CALL @RR4
!indirect addressing: PC is
loaded with the contents of
working register pair R4,
R5; address LABEL 2+2 is
pushed onto the stack!

pushed onto the stack!

LABEL 3: CALL @7EH

!indirect addressing: PC is
loaded with the contents of
register pair 7EH, 7FH;
address LABEL 3+2 is
pushed onto the stack!

RET. The return (RET) instruction causes the top two bytes to be popped from the stack and loaded into the Program Counter. Typically, this is the last instruction of a subroutine and thus restores the PC to the address following the CALL to that subroutine.

Interrupt Machine Cycle. During an interrupt machine cycle, the PC followed by the status flags is pushed onto the stack. (A more detailed discussion of interrupt processing is provided in Section 6).

IRET. The interrupt return (IRET) instruction causes the top byte to be popped from the stack and loaded into the status flag register. FLAGS (FCH); the next two bytes are then popped and loaded into the Program Counter. In this way, status is restored and program execution continues where it had left off when the interrupt was recognized.

Stack Operations (Continued)

PUSH and **POP**. The PUSH and POP instructions allow the transfer of bytes between the stack and register memory, thus providing program access to the stack for saving and restoring needed values and passing parameters to subroutines.

Execution of a PUSH instruction causes the stack pointer to be decremented by 1; the operand byte is then loaded into the location pointed to by the decremented stack pointer. Execution of a POP instruction causes the byte addressed by the stack pointer to be loaded into the operand byte; the stack pointer is then incremented by 1. In both cases, the operand byte is designated by either a direct register address or an indirect

register reference. For example:

PUSH R1 !direct address: push

working register 1 onto the

stack!

POP 5 !direct address: pop the top

stack byte into register 5!

PUSH @R4 !indirect address: pop the

top stack byte into the byte pointed to by working

register 4!

PUSH @17 !indirect address: push onto

the stack the byte pointed to

by register 17!

Interrupts

The Z8 recognizes six different interrupts from four internal and four external sources, including internal timer/counters, serial I/O, and four Port 3 lines. Interrupts may be individually or globally enabled/disabled via Interrupt Mask Register IMR (FBH) and may be prioritized for simultaneous interrupt resolution via Interrupt Priority Register IPR (F9H). When enabled, interrupt request processing automatically vectors to the designated service routine. When disabled, and interrupt request may be polled to determine when processing is needed.

Interrupt Initialization. Before the Z8 can recognize interrupts following RESET, some initialization tasks must be performed. The initialization routine should configure the Z8 interrupt requests to be enabled/disabled, as required by the target application and assigned a priority (via IPR) for simultaneous enabled-interrupt resolution. An interrupt request is enabled if the corresponding bit in the IMR is set (=1) and interrupts are globally enabled (bit 7 of IMR = 1). An interrupt request is disabled if the corresponding bit in the IMR is reset (=0) or interrupts are globally disabled (bit 7 of IMR = 0).

A RESET of the Z8 causes the contents of the Interrupt Request Register IRQ (FAH) to be held to zero until the execution of an EI instruction. Interrupts that occur while the Z8 is in this initial state will not be recognized, since the corresponding IRQ bit cannot be set. The EI instruction is specially decoded by the Z8 to enable the IRQ; simply setting bit 7 of IMR is therefore not sufficient to enable interrupt processing following RESET. However, subsequent to this initial EI instruction, interrupts may be globally enabled either by the instruction

EI !enable interrupts! or by a register manipulation instruction such as

OR IMR. #80H

To globally disable interrupts, execute the instruction

DI !disable interrupts!

This will cause bit 7 of IMR to be reset.

Interrupts must be globally disabled prior to any modification of the IMR. IPR or enabled bits of the IRQ (those corresponding to enabled interrupt requests), unless it can be guaranteed that an enabled interrupt will not occur during the processing of such instructions. Since interrupts represent the occurrence of events asynchronous to program execution, it is highly unlikely that such a guarantee can be made reliably.

Interrupts (Continued)

Vectored Interrupt Processing: Enabled interrupt requests are processed in an automatic vectored mode in which the interrupt service routine address is retrieved from within the first 12 bytes of program memory. When an enabled interrupt request is recognized by the Z8, the Program Counter is pushed onto the stack (low order 8 bits first, then high-order 8 bits) followed by the FLAGS register (#FCH). The corresponding interrupt request bit is reset in IRQ, interrupts are globally disabled (bit 7 of IMR is reset), and an indirect jump is taken on the word in location $2 \times 2 \times 1$ $(x = interrupt request number, 0 \le x \le 5)$. For example, if the bytes at addresses 0004H and 0005H contain 05H and 78H respectively, the interrupt machine cycle for IRQ2 will cause program execution to continue at address 0578H.

When interrupts are sampled, more than one interrupt may be pending. The Interrupt Priority Register (IPR) controls the selection of the pending interrupt with highest priority. While this interrupt is being serviced, a higher-priority interrupt may

occur. Such interrupts may be allowed service within the current interrupt service routine (nested) or may be held until the current service routine is complete (nonnested).

To allow nested interrupt processing, interrupts must be selectively enabled upon entry to an interrupt service routine. Typically, only higher-priority interrupts would be allowed to nest within the current interrupt service. To do this, an interrupt routine must "know" which interrupts have a higher priority than the current interrupt request. Selection of such nesting priorities is usually a reflection of the priorities established in the Interrupt Priority Register (IPR). Given this data, the first instructions executed in the service routine should be to save the current Interrupt Mask Register, mask off all interrupts of lower and equal priority, and globally enable interrupts (EI). For example, assume that service of interrupt requests 4 and 5 are nested within the service of interrupt request 3. The following illustrates the code required to enable IRQ4 and IRO5:

CONSTANT INT MASK 3 (2) 00110000H . = GLOBAL. IRQ3_service PROCEDURE FNTRY !service routine for IRQ3! PUSH IMR !save Interrupt Mask Register! !interrupts were globally disabled during the interrupt machine cycle - no DI is needed prior to modification of IMR! AND IMR, #INT__MASK_3 !disable all but IRO4 & 5! ΕI 1...! !service interrupt! !interrupts are globally enabled now - must disable them prior to modification of IMR! POP IMR !restore entry IMR! IRET END IRQ3_service

Interrupts (Continued)

Note that IRQ4 and IRQ5 are enabled by the above sequence only if their respective IMR bits = 1 on entry to IRQ3_service.

The service routine for an interrupt whose processing is to be completed without interruption should not allow interrupts to be nested within it. Therefore, it need not modify the IMR, since interrupts are disabled automatically during the interrupt machine cycle.

The service routine for an enabled interrupt is typically concluded with an IRET instruction, which restores the FLAGS register and Program Counter from the top of the stack and globally enables interrupts. To return from an interrupt service routine without re-enabling interrupts, the following code sequence could be used:

This accomplishes all the functions of IRET, except that IMR is not affected.

Polled Interrupt Processing, Disabled interrupt requests may be processed in a polled mode, in which the corresponding bits of the Interrupt Request Register (IRO) are examined by the software. When an interrupt request bit is found to be a logic 1. the interrupt should be processed by the appropriate service routine. During such processing, the interrupt request bit in the IRQ must be cleared by the software in order for subsequent interrupts on that line to be distinguished from the current one. If more than one interrupt request is to be processed in a plled mode, polling should occur in the order of established priorities. For example, assume that IRO0, IRO1, and IRO4 are to be polled and that established priorities are, from high to low, IRQ4, IRQ0, IRQ1. An instruction sequence like the following should be used to poll and service the interrupts:

11				
!poll interrup	t inputs here			
TESTO:	TCM JR CALL TCM JR CALL	IRQ,#(2)00010000H NZ, TEST0 IRQ4_service IRQ,#(2)0000001H NZ, TEST1		!IRQ4 need service?! !no! !yes! !RQ0 need service?! !no!
TEST1:	TCM JR CALL	IRQ0_service IRQ,#(2)0000010H NZ, DONE IRQ!_service		!yes! !IRQ1 need service?! !no! !yes!
DONE:	1!			
IRQ4_servic	e []	PROCEDURE	ENTRY	
	AND !! RET	IRQ,#(2)11101111H		!clear IRQ4!
END IRQ4s	service			
IRQ0_servic	e !	PROCEDURE	ENTRY	
	AND !! RET	IRQ, #(2)11111110H		!clear IRQ0!
END IRQ0s				
IRQ1_servic	e !!	PROCEDURE	ENTRY	
	AND !! RET	IRQ,#(2)111111101H		!clear IRQ1!
END IRQ15 !!	service			

Timer/Counter Functions

The Z8 provides two 8-bit timer/counters, T_0 and T_1 , which are adaptable to a variety of application needs and thus allow the software (and external hardware) to be relieved to the bulk of such tasks. Included in the set of such uses are:

- Interval delay timer
- Maintenance of a timer-of-day clock
- Watch-dog timer
- External event counting
- Variable pulse train output
- Duration measurement of external event
- Automatical delay following external event detection

Each timer/counter is driven by tis own 6-bit prescaler, which is in turn driven by the internal Z8 clock divided by four. For T₁, the internal clock may be gated or triggered by an external event or may be replaced by an external clock input. Each timer/counter may operate in either single-pass or continuous mode where, at end-of-count, either counting stops of the counter reloads and continues counting. The counter and prescaler registers may be altered individually while the timer/counter is running; the software controls whether the new values are loaded immediately or when end-of-count (EOC) is reached.

Although the timer/counter prescaler registers (PRE0 and PRE1) are write-only, there is a technique by which the timer/counters may simulate a readable prescaler. This capability is a requirement for high resolution measurement of an event's duration. The basic approach requires that one timer/counter be initialized with the desired counter and prescaler values. The second timer/counter is initialized with a counter equal to the prescaler of the first timer/counter and a prescaler of 1. The second timer/counter must be programmed for continuous mode. With both timer/ counters driven by the internal clock and started and stopped simultaneously, they will run synchronous to one another; thus, the value read from the second counter will always be equivalent to the prescaler of the first.

Time/Count Interval Calculation To determine the time interval (i) until EOC, the equation

$$i = t \times p \times v$$

characterizes the relation between the prescaler (p), counter (v), and clock input period (t); t is given by

where XTAL is the Z8 input clock frequency; p is in the range 1-64; v is in the range 1-256. When programming the prescaler and counter registers, the maximum load value is truncated to six and eight bits, respectively, and is therefore programmed as zero. For an input clock frequency of 8 MHz, the prescaler and counter register values may be programmed to time and interval in the range

$$l \mu s \times l \times l \le i \le l \mu s \times 64 \times 256$$

 $l \mu s \le i \le 16.384 \text{ ms}$

To determine the count (c) until EOC for T_1 with external clock input, the equation

$$c = p \times v$$

characterizes the relation between the T_1 prescaler (p) and the T_1 counter (v). The divide-by-8 on the input frequency is bypassed in this mode. The count range is

$$1 \times 1 \le c \le 64 \times 256$$

 $1 \le c \le 16,384$

 T_{OUT} Modes. Port 3, bit 6 (P3₆) may be configured as an output (T_{OUT}) which is dynamically controlled by one of the following:

- T₀
- T₁
- Internal clock

When driven by $T_{\rm o}$ or $T_{\rm l}$, $T_{\rm OUT}$ is reset to a logic l when the corresponding load bit is set in timer control register TMR (FlH) and toggles on EOC from the corresponding counter. When $T_{\rm OUT}$ is driven by the internal clock, that clock is directly output on P36.

While programmed as T_{OUT}, P3₆ is disabled from being modified by a write to port register 03H; however, its current output may be examined by the Z8 software by a read to port register 03H.

 T_{IN} Modes. Port 3, bit 1 (P3₁) may be configured as an input (T_{IN}) which is used in conjunction with T_1 in one of four modes:

- External clock input
- Gate input for internal clock
- Nonretriggerable input for internal clock
- Retriggerable input for internal clock

For the latter two modes, it should be noted that the existence of a synchronizing circuit within the Z8 causes a delay of two to three internal clock periods following an external trigger before clocking of the counter actually begins.

Each High-to-Low transition on T_{IN} will generate interrupt request IRQ2, regardless of the selected T_{IN} mode or the enabled/disabled state of T_{1} . IRQ2 must therefore be masked or enabled according to the needs of the application.

The "external clock input" $T_{\rm IN}$ mode supports the counting of external events, where an event is seen as a High-to-Low transition on $T_{\rm IN}$. Interrupt request IRQ5 is generated on the $n^{\rm th}$ occurrence (single-pass mode) or on every $n^{\rm th}$ occurrence (continuous mode) of that event.

The "gate input for internal clock" Tin mode provides for duration measurement of an external event. In this mode, the T1 prescaler is driven by the Z8 internal clock, gated by a High level on $T_{
m IN}$. In other words, T_1 will count while T_{IN} is High and stop counting while T_{IN} is Low. Interrupt request IRQ2 is generated on the High-to-Low transition on T_{IN}. Interrupt request IRQ5 is generated on T₁ EOC. This mode may be used when the width of a High-going pulse needs to be measured. In this mode, IRQ2 is typically the interrupt request of most importance, since it signals the end of the pulse being measured. If IRQ5 is generated prior to IRQ2 in this mode, the pulse width on T_{IN} is too large for T_1 to measure in a single pass.

The "nonretriggerable input" $T_{\rm IN}$ mode provides for automatic delay timing following and external event. In this mode, T_1 is loaded and clocked by the Z8 internal clock following the first High-to-Low transition on $T_{\rm IN}$ after T_1 is enabled. $T_{\rm IN}$ transitions that occur after this point do not affect T_1 . In single-pass mode, the enable bit is reset on

EOC; further $T_{\rm IN}$ transitions will not cause $T_{\rm I}$ to load and begin counting until the software sets the enable bit again. In continuous mode, EOC does not modify the enable bit, but the counter is reloaded and counting continues immediately; IRQ5 is generated every EOC until software resets the enable bit. This $T_{\rm IN}$ mode may be used, for example, to time the line feed delay following end of line detection on a printer or to delay data sampling for some length of time following a sample strobe.

The "retriggerable input" $T_{\rm IN}$ mode will load and clock $T_{\rm 1}$ with the Z8 internal clock on every occurrence of a High-to-Low transition on T_{IN} . T_1 will time-out and generate interrupt request IRQ5 when the programmed time interval (determined by T₁ prescaler and load register values) has elapsed since the last High-to-Low transition on T_{IN} . In single-pass mode, the enable bit is reset on EOC; further T_{IN} transitions will not cause T_1 to load and begin counting until the software sets the enable bit again. In continuous mode, EOC does not modify the enable bit, but the counter is reloaded and counting continues immediately; IRQ5 is generated at every EOC until the software resets the enable bit. This T_{IN} mode may provide such functions as watch-dog timer (e.g., interrupt if conveyor belt stopped or clock pulse missed), or keyboard time-out (e.g., interrupt if no input in x ms).

Examples. Several possible uses of the timer/counters are given in the following four examples.

Time of Day Clock. The following module illustrates the use of T_1 for maintenance of a time of day clock, which is kept in binary format in terms of hours, minutes, seconds, and hundredths of a second. It is desired that the clock be updated once every hundredth of a second; therefore, T_1 is programmed in continuous mode to interrupt 100 times a second. Although T_1 is used for this example, T_0 is equally suited for the task.

The procedure for initializing the timer (TOD_INIT), the interrupt service routine (TOD) which updates the clock, and the interrupt vector for T_1 end-of-count (IRQ_5) are illustrated below. XTAL=7.3728 MHz is assumed.

```
MACZ8
              2.0
LOC
         OBJ CODE STMT SOURCE STATEMENT
                          1 TIMER1
                                        MODULE
                          2
                            CONSTANT
                          3
                              HOUR
                                                  R12
                          4
                              MINUTE
                                                  R13
                          5
                              SECOND
                                                  R14
                                        :=
                          6
                              HUND
                                                  R15
                                        . =
                                        $SECTION PROGRAM
                          8
                            GLOBAL
                            !IRQ5 interrupt vector!
                          9
                         10
                                        $ABS
                                                   10
P 0000
        000F'
                         11 IRQ_
                                  5
                                        ARRAY
                                                  [1 WORD]
                                                                  ٠ ==
                                                                          [TOD]
                         12
                                        $REL
                         13
P 000C
                         14
                            TOD_INIT
                                                  PROCEDURE
                            ENTRY
                         15
                                                                  10010011H
P 0000
         E6
              F3
                  93
                                        LD
                         16
                                                  PRE1, #(2)
                         17
                                                                  !bit 2-7: prescaler = 36.
                         18
                                                                   bit 1: internal clock:
                         19
                                                                   bit 0: continuous mode!
P 0003
         E6
                  00
                         20
                                        LD
                                                                  !(256) time-out =
              F2.
                                                  T1,#0
                         21
                                                                   1/100 second!
P 0006
                         22
                                                                  !load, enable T1!
         46
              F1
                  0C
                                        OR
                                                  TMR, #0CH
P
 0009
        8F
                         23
                                        DI
P 000A
                  20
                         24
                                        OR
        46
             FB
                                                  IMR, #20H
                                                                  !enable Tl interrupt!
P 000D
                         25
                                        ΕI
        9F
P 000E
         AF
                         26
                                        RET
P 000F
                         27 END
                                        TOD_INIT
                         28
P 000F
                         29
                            TOD
                                        PROCEDURE
                         30 ENTRY
                                        PUSH
P 000F
         70
             FD
                         31
                                                  RP
                         32 !Working register file 10H to 1FH contains
                             the time of day clock!
P 0011
                                        SRP
             10
                         34
                                                   #10H
P
  0013
                         35
        FE
                                        INC
                                                  HUND
                                                                  !l more .01 sec!
P
  0014
         A6
             EF
                  64
                         36
                                        CP
                                                  HUND, #100
                                                                  !full second vet?!
P
                                                  NE,TOD_EXIT
 0017
         EB
             13
                         37
                                        JR
                                                                  !jump if no!
             EF
P 0019
                         38
                                        CLR
         B0
                                                  HUND
                                        INC
P 001B
                         39
                                                  SECOND
         EΕ
                                                                  !l more second!
                                                                  !full minute yet?!
P 001C
         A6
             EE
                  3C
                         40
                                        CP
                                                  SECOND, #60
P 001F
         EΒ
             0B
                         41
                                        JR
                                                  NE,TOD_EXIT !jump if no!
P 0021
         B0
             EE
                         42
                                        CLR
                                                  SECOND
P 0023
                         43
         DE
                                        INC
                                                  MINUTE
                                                                  !l more minute!
Ρ
 0024
         A6
             ED
                  3C
                         44
                                        CP
                                                  MINUTE, #60
                                                                  !full hour vet?!
P 0027
         EΒ
              03
                         45
                                        JR
                                                  NE.TOD_EXIT !jump if no!
P 0029
        BO
              ED
                         46
                                        CLR
                                                  MINUTE
P 002B
        CE
                         47
                                        INC
                                                  HOUR
                         48 TOD EXIT:
P 002C
        50
              FD
                         49
                                        POP
                                                  RP
                                                                  !restore entry RP!
P 002E
        BF
                         50
                                        IRET
P 002F
                         51 END
                                        TOD
                         52 END
                                        TIMER1
```

0 ERRORS ASSEMBLY COMPLETE

TOD__INIT: 7 instructions 15 bytes 16 µs TOD: 17 instruction 32 bytes

19.5 µs (average) including interrupt response time

Timer/Counter (Continued)

Variable Frequency, Variable Pulse Width Output. The following module illustrates one possible use of TOUT. Assume it is necessary to generate a pulse train with a 10% duty cycle, where the output is repetitively high for 1.6 ms and then low for 14.4 ms. To do this, TOUT is controlled by end-of-count from T_1 , althrough T_0 could alternately be chosen. This example makes use fo the Z8 feature that allows a timer's counter register to be modified without disturbing the count in progress. In continuous mode, the new value is loaded when T_1 reaches EOC. T_1 is first loaded and enabled with values to generate the short interval. The counter register is then immediately modified with the value to generate the long interval; this value is loaded into the counter automatically on T₁ EOC. The prescaler selected value must be the same for both long and short intervals. Note that the initial loading of the T_1 counter

register is followed by setting the T_l load bit of timer control register TMR (F1H); this action causes $T_{\rm OUT}$ to be reset to a logic l output. Each subsequent modification of the T_l counter register does not affect the current $T_{\rm OUT}$ level, since the T_l load bit is NOT altered by the software. The new value is loaded on EOC, and $T_{\rm OUT}$ will toggle at that time. The T_l interrupt service routine should simply modify the T_l , counter register with the new value, alternating between the long and short interval values.

In the example which follows, bit 0 of register 04H is used as a software flag to indicate which value was loaded last. This module illustrates the procedure for T_1/T_{OUT} initialization (PULSE_INIT), the T_1 interrupt service routine (PULSE), and the interrupt vector for T_1 EOC (IRQ_5). XTAL=8 MHz

is assumed.

MACZ8 2.0 LOC OBJ CO	DE STMT SOURCE ST	TATEMENT			
	2 3 GLOBAL	MODULE \$SECTION PROG errupt vector!	GRAM		
P 0000 0017'	5 \$	\$ABS 10 ARRAY	[1 WORD]	:=	[PULSE]
P 000C	8 \$	\$REL NIT PROCEI	OURE		•
P 0000 E6 F3	12 13	LD PRE1,#	(2)00000011H	bit 1: inte	rescaler = 64; rnal clock;
P 0003 E6 F7 P 0006 E6 F2 P 0009 8F	19 16 I	LD LD T1,#25 DI	P3M,#00	!bit 5: let I	tinuous mode! P36 be Tout! !for short interval!
P 000A 46 FB P 000D E6 F1	20 18 (OR IMR, # (2	2)00100000H 2)10001100H	!bit 6-7: To	lenable T1 interrupt!
	21 22 23			bit 3: enal bit 2: load	by T1; ole T1;
P 0010 E6 F2		interval counter, t LD T1,#225		.I EOC!	
		ernating flag for P	ULSE!		
P 0013 B0 04	27 (28	CLR 04H			! = 0:25 next; = 1:225 next!
P 0015 9F P 0016 AF P 0017	29 E 30 F 31 END F 32	EI RET PULSE_INIT			-1.220 HOAL
P 0017	33 34 PULSE F 35 ENTRY	PROCEDURE			

P 0017 P 001A P 001D	E6 B6 6B	F2 04 03	E1 01	36 37 38	LD XOR JR	T1,#225 04H,#1 Z,PULSEEXIT	!new load value! !which value next?! !should be 225!
P 001F	E6	F2	19	39	LD	Tl,#25	!should be 25!
				40 PULSE	EXIT:		
P 0022	BF			41	IRET		
P 0023				42 END	PULSE		
				43 END	TIMER2		

0 ERRORS ASSEMBLY COMPLETE

> PULSE_INIT: 10 instructions 23 bytes 23 μs

PULSE: 5 instructions

12 bytes 25 μs (overage) including interrupt response time

Cascaded Timer/Counters. For some applications it may be necessary to measure a greater time interval than a single timer/counter can measure (16.384 ms). In this case, $T_{\rm IN}$ and $T_{\rm OUT}$ may be used to




Figure 3. Cascaded Timer/Counters

cascade T_0 and T_1 to function as a single unit. T_{OUT} , programmed to toggle on T_0 end-of-count, should be wired back to T_{IN} , which is selected as the external clock input for T_1 . With T_0 programmed for continuous mode, T_{OUT} (and therefore T_{IN}) goes through a High-to-Low transition (causing T_1 to count) on every other T_0 EOC. Interrupt request IRQ5 is generated when the programmed time interval has elapsed. Interrupt requests IRQ2 (generated on every T_{IN} High-to-Low transition) and IRQ4 (generated on T_0 EOC) are of no importance in this application and are therefore disabled.

To determine the time interval (i) until EOC, the equation

$$i = t \times p0 \times v0 \times (2 \times pl \times vl - 1)$$

characterizes the relation between the T_0 prescaler (p0) and counter (v0), the T_1 prescaler (p1) and counter (v1), and the clock input period (t); t is defined in Section 7.1. Assuming XTAL=8 MHz, the measurable time interval range is

$$1 \mu s \times 1 \times 1 \times (2 \times 1 - 1) \le i \le 1 \mu s \times 64 \times 256 \times (2 \times 64 \times 256 - 1) 1 \mu s \le i \le 536.854528 s$$

Figure 3 illustrates the interconnection between T_0 and T_1 . The following module illustrates the procedure required to initialized the timers for a 1.998 second delay interval:

MACZ8 LOC	ОВЈ	2.0 COI	DE :	STMT S	SOURCE S	TATEMI	ENT	
				1 2	TIMER3 GLOBAL	MODU	LE	
P 0000				3 4	TIMER_1 ENTRY	6	PROCEDU	RE
P 0000	E 6	F3	28	5 6 7 8	DIVITA	LD	PRE1,#(2)00	0101000H !bit 2-7: prescaler = 10; bit 1: external clock; bit 0: single-pass mode!
P 0003 / P 0006 P 0009	E6 E6 E6	F7 F2 F5	00 64 29	9 10 11 12		LD LD LD	P3M, #00 T1, #100 PRE0, #(2)00	!bit 5: let P36 be Tout! !T1 counter register! D101001H !bit 2-7: prescaler = 10;
P 000C P 000F P 0010	E6 8F 56	F4 FB	64 2B	13 14 15 16		LD DI AND	T0, #100 IMR, #(2)00	bit 0: continuous mode! !T0 counter register! 101011H !disable IRQ2 (Tin);
P 0013 P 0016	46 9F	FB	20	17 18 19		OR EI		and IRQ4 (T0) ! 100000H !enable IRQ5 (T1)!
P 0017	E6	Fl	4F	20 21 22 23 24 25 26 27 28		LD	TMR, #(2)01	001111H !bit 6-7: Tout controlled by T0; bit 4-5: Tin mode is ext. clock input; bit 3: enable T1; bit 2: load T1; bit 1: enable T0; bit 0: load T0!
P 001A P 001B	AF			29 30	END END	RET TIMER TIMER	-	

0 ERRORS ASSEMBLY COMPLETE

> 11 instructions 27 bytes 26.5 µs

Clock Monitor. T_1 and $T_{\rm IN}$ may be used to monitor a clock line (in a diskette drive, for example) and generate an interrupt request when a clock pulse is missed. To accomplish this, the clock line to be monitored is wired to P3, ($T_{\rm IN}$). $T_{\rm IN}$ should be programmed as a retriggerable input to T_1 , such that each falling edge on $T_{\rm IN}$ will cause T_1 to reload and continue counting. If T_1 is programmed to time-out after an interval of one-and-a-half times the clock period being monitored, T_1 will time-out and generate interrupt request IRQ5 only if a clock pulse is missed.

The following module illustrates the procedure for initializing T_1 and $T_{\rm IN}$ (MONITOR_INIT) to monitor a clock with a period of 2 μ s. XTAL=8 MHz is assumed. Note that this example selects single-pass rather than continuous mode for T_1 . This is to prevent a continuous stream of IRQ5 interrupt requests in the event that the monitored clock fails completely. Rather, the interrupt service routine (CLK_ERR) is left with the choice of whether or not to reenable the monitoring. Also shown is the T_1 interrupt vector (IRQ_5).

Timera		MACZ8	· ODI	2.0	DE 0	m m	COLIDOR C	T * TEL (F	NTT		
\$\$\text{SECTION PROGRAM}\$\$\text{ GLOBAL IRQ5 interrupt vector! \$ABS 10 \$ABS 10 \$RQ_5 ARRAY 1 \text{ WORD} := [CLK_ERR]\$\$\$\text{CLK_ERR}\$\$\text{ P 0000 0015'}\$\$\$ 00 100 ENTRY PROCEDURE ENTRY ENTRY December 10 ENTRY Entr		LOC	OBJ	CO	DE S	IMI		IAIEME	N I		
Sabs							TIMER4				
P 0000						3		·			
P 0000 0015'							iniQJ inie				
P 000C		P 0000	0015	i′			IRQ5	ARRAY	[1 WORD]	:=	[CLK_ERR]
P 0000 E6 F3 04 11								\$REL			
P 0000 E6 F3 04 11		P 000C						INIT	PROCEDURE		
13		P 0000	E6	F3	04	11	THITT	LD	PRE1,#(2)00000	100H	
P 0003											
P 0006 E6 F2 03 16 LD T1, #3 !T1 load register,											
P 0009 8F											
P 000A 56 FB 3B 19		P 0006	Ŀб	F2	03			LD	11,#3		
P 000D 46 FB 20 20 OR IMR, #(2)00100000H !enable IRQS (T1)! P 0010 9F 21 EI P 0011 E6 F1 38 23 LD TMR, #(2)00111000H											
P 0010 9F 21 EI 22											
P 0011					20	21			11.111, % (2,001000	,0011 10	
P 0014		P 0011	E6	Fl	38			LD	TMB #(2)001110	HOOO	
P 0014		. 0011	ь		50	24		ш	11/111, # (2)001111		5: Tin mode is
P 0014 AF 27 RET P 0015 28 END MONITOR_INIT 29 30 P 0015 31 CLK_ERR PROCEDURE 32 ENTRY 33 ! ! !handle the missed clock! 34 35 !if clock monitoring should continue! P 0015 46 F1 08 36 OR TMR, #(2)00001000H 37 !bit 3: enable T1! P 0018 BF 38 IRET P 0019 39 END CLK_ERR										1 11 0	
P 0015 28 END MONITOR_INIT 29 30 P 0015 31 CLK_ERR PROCEDURE 32 ENTRY 33 ! !handle the missed clock! 34 ! !handle the missed clock! 35 !if clock monitoring should continue! P 0015 46 F1 08 36 OR TMR, #(2)00001000H 37 !bit 3: enable T1! P 0018 BF 38 IRET P 0019 39 END CLK_ERR		P 0014	AF					RET		DII 3:	enable II!
P 0015		P 0015					END	MONITO	OR_INIT		
Second											
33		P 0015						R PROCE	DURE		
34 35 1 1 1 1 1 1 1 1 1							ENIKY	11		!handl	le the missed clock!
P 0015 46 F1 08 36 OR TMR, #(2)00001000H 9 0018 BF 38 IRET P 0019 39 END CLK_ERR						34					
37 Special Section 19		P 0015	46	Fl	08		!it clock m				
P 0019 39 END CLK_ERR				. 1	00	37			111111, # (2)00001		enable Tl!
			BF				END		DD		
	•	1 0013				40	END	TIMER4	1111		

0 ERRORS ASSEMBLY COMPLETE

MONITOR_INIT: 9 instructions 21 bytes 21.5 μs CLK_ERR:
2 + instructions
4 + bytes
18.5 + \mu s including interrupt response time

I/O Functions

The Z8 provides 32 I/O lines mapped into registers 0-3 of the internal register file. Each nibble of port 0 is individually programmable as input, output, or address/data lines (A₁₅-A₁₂, A₁₁-A₈). Port 1 is programmable as a single entity to provide input, output, or address/data lines (AD7-AD0). The operating modes for the bits of Ports 0 and 1 are selected by control register P01M (F8H). Selection of I/O lines as address/data lines supports access to external program and data memory; this is discussed in Section 3. Each bit of Port 2 is individually programmable as an input or an output bit. Port 2 bits programmed as outputs may also be programmed (via bit 0 of P3M) to all have active pull-ups or all be open-drain (active pull-ups inhibited). In Port 3, four bits (P30-P33) are fixed as inputs, and four bits (P34-P37) are fixed as outputs, but their functions are programmable. Special functions provided by Port 3 bits are listed in Table 4. Use of the Data Memory select output is discussed in Section 3: uses of T_{IN} and T_{OUT} are discussed in Section 7.

Asynchronous Receiver/Transmitter Operation. Full-duplex, serial asynchronous receiver/transmitter operation is provided by the Z8 via P37 (output) and P30 (input) in conjunction with control register SIO (F0H), which is actually two registers: receiver buffer and transmitter buffer. Counter/Timer T0 provides the clock for control of the bit rate.

The Z8 always receives and transmits eight bits between start and stop bits. However, if parity is enabled, the eighth bit (D₇) is replaced by the odd-parity bit when transmitted and a parity-error flag (= 1 if error) when received. Table 5 illustrates the state of the parity bit/parity error flag during serial I/O with parity enabled.

Although the Z8 directly supports either odd parity or no parity for serial I/O operation, even parity may also be provided with additional software support. To receive

Functions		Bit	Signal
Handshake		P3 ₁ P3 ₂ P3 ₃ P3 ₄ P3 ₅ P3 ₆	DAV2/RDY2 DAV0/RDY0 DAV1/RDY1 RDY1/DAV1 RDY0/DAV0 RDY2/DAV2
Interrupt Request	{	P3 ₀ P3 ₁ P3 ₂ P3 ₃	IRQ3 IRQ2 IRQ0 IRQ1
Counter/ Timer	{	P3 ₁ P3 ₀	T _{IN} T _{OUT}
Data Memory Select Status Out	{	P3 ₄	$\overline{ m DM}$
Serial I/O	{	P3 ₀ P3 ₇	Serial In Seria Out

Table 4. Port 3 Special Functions

and transmit with even parity, the Z8 should be configured for serial I/O with odd parity disabled. The Z8 software must calculate parity and modify the eighth bit prior to the load of a character into SIO and then modify a parity error flag following the load of a character form SIO. All other processing required for serial I/O (e.g. buffer management, error handling, etc.) is the same as that for odd parity operations.

To configure the Z8 for Serial I/O, it is necessary to:

- Enable P3₀ and P3₇ for serial I/O and select parity,
- \blacksquare Set up T_0 for the desired bit rate,
- Configure IRQ3 and IRQ4 for polled or automatic interrupt mode,
- Load and enable T_0 .

Character Loaded Into SIO	Transmitted To Serial Line	Received From Serial Line	Character Transferred to SIO	Note*
11000011	01000011	01000011	01000011	no error
11000011	01000011	01000111	11000111	error
01111000	11111000	11111000	01111000	no error
01111000	11111000	01111000	11111000	error

Table 5. Serial I/O With Odd Parity

* Left-most bit is D7

To enable $P3_0$ and $P3_7$ for serial I/O, bit 6 of P3M (R247) is set. To enable odd parity, bit 7 of P3M is set; to disable it, the bit is reset. For example, the instruction

LD P3M, #40H

will enable serial I/O, but disable parity. The instruction

LD P3M, #C0H

will enable serial I/O, and enable odd parity.

In the following discussions, bit rate refers to all transmitted bits, including start, stop and parity (if enabled). The serial bit rate is given by the equation:

 $\mbox{bit rate} = \frac{\mbox{input clock frequency}}{(2 \times 4 \times T_0 \mbox{ prescaler} \times T_0 \mbox{ counter} \times 16)}$

The final divide-by-16 is incurred for serial communications, since in this mode T_0 runs at 16 times the bit rate in order to synchronize the data stream. To configure the Z8 for a specific bit rate, appropriate values must first be selected for T₀ prescaler and To counter by the above equation; these values are then programmed into registers T_0 (F4H) and PREO (F5H) respectively. Note that PREO also controls the continuous vs. single-pass mode for T₀; continuous mode should be selected for serial I/O. For example, given an input clock frequency of 7.3728 MHz and a selected bit rate of 9600 bits per second, the equation is satisfied by T_0 counter = 2 and prescaler = 3. The following code sequence will configure the T_0 counter and T_0 prescaler registers:

LD T₀#2 !T₀ counter = 2! LD PRE0, #(2)00001101H !bit 2-7: prescaler = 3; bit 0: continuous mode! Interrupt request 3 (IRQ3) is generated whenever a character is transferred into the receive buffer; interrupt request 4 (IRQ4) is generated whenever a character is transferred out of the transmit buffer. Before accepting such interrupt requests, the Interrupt Mask, Request, and Priority Registers (IMR, IRQ, and IPR) must be programmed to configure the mode of interrupt response. The section on Interrupt Processing provides a discussion of interrupt configurations.

To load and enable T_0 , set bits 0 and 1 of the timer mode register (TMR) via an instruction such as

OR TMR, #03H

This will cause the T_0 prescaler and counter registers (PRE0 and T_0) to be transferred to the T_0 prescaler and counter. In addition, T_0 is enabled to count, and serial I/O operations will commence.

Characters to be output to the serial line should be written to serial I/O register SIO (F0H). IRQ4 will be generated when all bits have been transferred out.

Characters input from the serial line may be read from SIO. IRQ3 will be generated when a full character has been transferred into SIO.

The following module illustrates the receipt of a character and its immediate echo back to the serial line. It is assumed that the Z8 has been configured for serial I/O as described above, with IRQ3 (receive) enabled to interrupt, and IRQ4 (transmit) configured to be polled. The received character is stored in a circular buffer in register memory from address 42H to 5FH. Register 41H contains the address of the next available buffer position and should have been initialized by some earlier routine to #42H.

MACZ8 LOC		2.0 COD	E STN	MT SOURCE S	STATEMEN	T		
				1 SERIAL_ 2 CONSTA		MODULE		
				3 next_ac	ldr		41H	
				4 start			42H	
				5 length			1EH	
				6 \$SECTIO	N PROGR <i>i</i>	MA		
				7 GLOBAL				
				8 !IRQ3 ved 9	stor! \$ABS	6		
P 0006	0000′			10 IRO_3			- ICET C	HARACTER]
1 0000	0000			10 MQ3	AIIIAI [WOND,	- [GEI_CI	IAIIACILII
				12	\$REL	0		
P 0000				13 GETCH			RE	ENTRY
				14				
				15 !Serial I/0				
				16 !Echo rec		acter and wa	ait for	
D 0000				17 echo con		aro aro		
P 0000	E4]	F0	F0	18	ld	SIO,SIO		!echo!
				19 20 !save it in	ainaulau ba	المسا		
P 0003	F5 I	7 0	41	20 :save it in	ld	uner: @next_ad	dr SIO	!save in buffer!
P 0006		11	41	22	inc	next_addr		!point to next position!
P 0008			60	23	Ср		,#start+len	
				24	-1-		,,, ======	!wrap-around yet?!
P 000B	EB (03		25	jr	ne,echo_w	vait	lno.l
P 000D	E6 4	41	42	26	ld	nextaddr	,#start	lyes. point to start!
					t for echo o	complete!		
				28 echowa				
P 0010 P 0013		A B	10	29	tcm	IRQ,#10H		!transmitted yet?!
P 0013	ED 1	d.		30 31	jr	nz,echow	/ait	!not yet!
P 0015	56 I	7A	E-	31				
1 0010	F 1		_	32	and	IRQ, #EFH	ſ	!clear IRO4!
P 0018	BF			33	IRET		-	!return from interrupt!
P 0019				34 END		IARACTER		
				35 END	SERIAL_	IO		

0 ERRORS ASSEMBLY COMPLETE

Automatic Bit Rate Detection. In a typical system, where serial communication is required (e.g. system with a terminal), the desired bit rate is either user-selectable via a switch bank or nonvariable and "hard-coded" in the software. As an alternate method of bit-rate detection, it is possible to automatically determine the bit rate of serial data received by measuring the length of a start bit. The advantage of this method is that it places no requirements on the hardware design for this function and provides a convenient (automatic) operator interface.

In the technique described here, the serial channel of the Z8 is initialized to expect a bit rate of 19,200 bits per second. The number of bits (n) received through Port pin P30 for each bit transmitted is expressed by

$$n = 19.200/b$$

where b = transmission bit rate. For example, if the transmission bit rate were 1200 bits per second, each incoming bit would appear to the receiving serial line as 19,200/1200 or 16 bits.

¹⁰ instructions

²⁵ bytes

 $^{35.5 \,\}mu s + 5.5 \,\mu s$ for each additional pass through the echo_wait loop, including interrupt response time

The following example is capable of distinguishing between the bit rates shown in Table 6 and assumes an input clock frequency of 7.3728 MHz, a To prescaler of 3, and serial I/O enabled with parity disabled. This example requires that a character with its low order bit = 1 (such as a carriage return) be sent to the serial channel. The start bit of this character can be measured by counting the number of zero bits collected before the low order 1 bit. The number of zero bits actually collected into data bits by the serial channel is less than n (as given in the above equation), due to the detection of start and stop bits. Figure 4 illustrates the collection (at 19,200 bits per second) of a zero bit transmitted to the Z8 at 1,200 bits per second. Notice that only 13 of the 16 zero bits received are collected as data bits.

Once the number of zero bits in the start bit has been collected and counted, it remains to translate this count into the appropriate T_0 counter value and program that value into T_0 (F4H). The patterns shown in the two binary columns of Table 6 are utilized in the algorithm for this translation.

As a final step, if incoming data is to

commence immediately, it is advisable to wait until the remainder of the current "elongated" character has been received, thus "flushing" the serial line. This can be accomplished either via a software loop, or by programming T1 to generate an interrupt request after the appropriate amount of time has elapsed. Since a character is composed of eight bits plus a minimum of one stop bit following the start bit, the length of time to delay may be expressed as

$$(9 \times n)/b$$

where n and b are as defined above. The following module illustrates a sample program for automatic bit rate detection.




Figure 4. Collection of a Start Bit Transmitted at 1,200 BPS and Receive at 19,200 BPS

Bit Rate	Number of Bits Received Per Bit Transmitted		0 Bits Collected Data Bits	T ₀ Counter		
		dec	binary	dec	binary	
19200	1	0	00000000	1	00000001	
9600	2	1	00000001	2	00000010	
4800	4	3	00000011	4	00000100	
2400	8	7	00000111	8	00001000	
1200	16	13	00001101	16	00010000	
600	32	25	00011001	32	00100000	
300	. 64	49	00110001	64	01000000	
150	128	97	01100001	128	10000000	

Table 6. Inputs to the Automatic Bit Rate Detection Algorithm

MACZ8 LOC	2.0 OBJ CODE	STMT SOURCE STATEMENT	
		l bit_rate 2 EXTERNAL 3 DELAY PROCEDURE 4 GLOBAL	MODULE
P 0000		5 main PROCEDURE 6 ENTRY	

P P P P	0000 0001 0004 0007 000A 000D	8F 56 56 E6 E6	FB FA F7 F4 F5	77 F7 40 01	7 8 9 10 11	di and and ld ld	IMR,#77H IRQ,#F7H P3M,#40H T0,#1	!disable interrupts! !IRQ3 polled mode! !clear IRQ3! !enable serial I/O!
		D			12 13	ld	PRE0,#(3	SHL 2)+1 !bit rate=19,200; continuous count mode!
	0010 0012	B0 E6	E0 F1	03	14 15	clr ld	RO TMR,#3	!init. zero byte counter! !load and enable T0!
					16 17 !collect i	nput bytes by counting	the number of	of null
					18 characte	ers received. Stop when		
_					19 collect:			
_	0015	76	FA	80	20	TM	IRQ,#08H	!character received?!
	0018	6B	FB		21	jr	z,collect	!not yet!
	001A	18	FO	PO.	22	ld ,	R1,SIO	get the character!
	001C 001F	56	FA	F7	23 24	and	IRQ,#F7	clear interrupt request
	0020	1E 1 A	05		25 25	inc	Rl	!compare to 0!
	0020	06	E0	08	26	djnz add	R1,bitloop R0,#8	!(in 3 bytes of code)! !update count of 0 bits!
	0022	8B	EE	06	27	jr	collect	supdate count of o bits:
1	0025	OD	1515		28 bitloop:)ı	Conect	ladd in zero bits from low!
					29			end of 1st non-zero byte!
Р	0027	ΕO	El		30	RR	R1	end of 1st hon zero byte:
	0029	7B	03		31	jr	c, count_d	ne
	002B	0E	••		32	inc	RO	
	002C	8B	F9		33	ir	bitloop	
					34	,	•	
					35 !R0 has 1	number of zero bits col	lected!	
					36 !translate	RO to the appropriate	T0 counter va	alue!
					37 count_d			!R0 has count of zero bits!
	002E	1C	07		38	ld	R1,#7	
	0030	2C	80		39	ld	R2,#80H	!R2 will have T0 counter
Р	0032	90	E0		40	RL	R0	value!
_	0004	00	П0		41	D.	D 0	
	0034	90	E0		42 loop:	RL	RO ,	
	0036	7B	04		43	jr	c,done	
	0038	E0 1 A	E2		44	RR	R2	
Р	003A	1A	F8		45 46	djnz	rl,loop	
р	003C	29	F4		47 done:	ld	T0,R2	!load value for detected
-	0000	20	17		48 done.	IG	10,112	bit rate!
						ng enough to clear ser	ial line of bit	
Р	003E	D6	0000)*	50	call	DELAY	A
•						ceive interrupt request!		
P	0041	56	FA	F7	52	and	IRQ, #F7H	
					53			
P	0044				54 END	main		
					55 END	bitrate		

0 ERRORS ASSEMBLY COMPLETE

³⁰ instructions 68 bytes Execution time is variable based on transmission bit rate.

Port Handshake. Each of Ports 0, 1 and 2 may be programmed to function under input or output handshake control. Table 7 defines the port bits used for the handshaking and the mode bit settings required to select handshaking. To input data under handshake control, the Z8 should read the input port when the DAV input goes Low (signifying that data is available from the attached device). To output data under handshake control, the Z8 should write the output port when the RDY input goes Low (signifying that the previously output data has been accepted by the attached device). Interrupt requests IRO0, IRO1, and IRO2 are generated by the falling edge of the handshake signal input to the Z8 for Port 0. Port 1, and Port 2 respectively. Port handshake operations may therefore be processed under interrupt control.

Consider a system that requires communication of eight parallel bits of data under hand-shake control from the Z8 to a peripheral device and that Port 2 is selected as the output port. The following assembly code illustrates the proper sequence for initializing Port 2 for output handshake.

CLR P2M !Port 2 mode register: all Port 2 bits are outputs!

OR 03H, #40H ____ !set DAV2: data not available!

LD P3M, #20H

!Port 3 mode register: enable Port 2 handshake!

LD 02H,DATA

!output first data byte; DAV2

will be cleared by the Z8 to
indicate data available to

the peripheral device! Note that following the initialization of the output sequence, the software outputs the first dat byte without regard to the state of the RDY2 input: the Z8 will automatically hold DAV2 High until the RDY2 input is High. The peripheral device should force the Z8 RDY2 input line Low after it has latched the data in response to a Low on DAV2. The Low on RDY2 will cause the Z8 automatically force DAV2 High until the next byte is output. Subsequent bytes should be output in response to interrupt request IRO2 (caused by the High-to-Low transition on RDY2) in either a polled or an enabled interrupt mode.

	Port 0	Port 1	Port 2
Input handshake lines	$ \begin{cases} P3_2 = \overline{DAV} \\ P3_5 = RDY \end{cases} $	$P3_3 = \overline{DAV}$ $P3_4 = RDY$	$P3_1 = \overline{DAV}$ $P3_6 = RDY$
Output handshake lines	$ \begin{cases} P3_2 = RDY \\ P3_5 = \overline{DAV} \end{cases} $	$P3_3 = \frac{RDY}{DAV}$ $P3_4 = \overline{DAV}$	$P3_1 = RDY$ $P3_6 = \overline{DAV}$
To select input handshake:	set bit 6 & reset bit 7 of P01M (program high nubble as input)	set bit 3 & reset bit 4 of PO1M (program byte as input)	set bit 7 of P2M (program high bit as input)
To select output handshake:	reset bits 6,7 of P01M (program high nibble as output)	reset bits 3, 4 of P01M (program byte as output)	reset bit 7 of P2M (program high bit as output)
To enable handshake:	$\begin{cases} \text{ set bit 5 of Port 3 (P3_5);} \\ \text{ set bit 2 of P3M} \end{cases}$	set bit 4 of Port 3 (P3 ₄); set bits 3, 4 of P3M	set bit 6 of Port 3 (P3 ₆); set bit 5 of P3M

Table 7. Port Handshake Selection

Arithmetic Routines

This section gives examples of the arithmetic and rotate instructions for use in multiplication, division, conversion, and BCD arithmetic algorithms.

Binary to Hex ASCII. The following module illustrates the use of the ADD and SWAP arithmetic instructions in the conversion of a 16-bit binary number to its hexadecimal ASCII representation. The 16-bit number is

viewed as a string of four nibbles and is processed one nibble at a time from left to right, beginning with the high-order nibble of the lower memory address. 30H is added to each nibble if it is the range 0 to 9; otherwise 37H is added. In this way, 0H is converted to 30H, 1H to 31H,...AH to 41H,...FH to 46H. Figure 5 illustrates the conversion of RR0 (contents = F2BEH) to its hex ASCII equivalent; the destination buffer is pointed to by RR4.




Figure 5. Conversion of (RR0) to Hex ASCII

MACZ8 LOC			ERNAL : DE STN		EASE Source st	ГАТЕМЕ	NT					
					ARITH GLOBAL	MODU	LE					
P 0000				3 4	BINASC !	PROCE	DURE	****	******	****	******	,
				5 6 7	Purpose =	= ,			16-bit binary ex ASCII			
				8 9 10 11	Input =			poin	it binary number. ter to destination er in external memory.			
				12 13 14 15	Output =		in destin	natior reme	CII string (4 bytes) n buffer. nted by 4. estroyed.			
				16 17 18	ENTRY							!
P 0000 P 0002 P 0004	6C F0 28	04 E0 E0		19	again:	ld SWAP ld	R6,#04 R0 R2,R0	Н	!nibble count! !look at next nibble!			
P 0006	56	E2	OF	22		and	R2,#0F	Ή	lisolate 4 bits!			

Arithmetic Routines (Continued)

				23 !convert t 24	o ASCII	: R2 + #30H if R0 i else R2 + #37H (in	
				25!		0.50 1.2 . ,, 0.11 (runge off to of ,
P 0009	06	E2	30	26	ADD	R2,#30H	
P 000C	A6	E2	ЗА	27	ср	R2,#3AH	
P 000F	7B	03		28	jr	ult,skip	
P 0011	06	E2	07	29	ADD	R2,#07H	
P 0014	92	24		30 skip:	lde	@RR4,R2	!save ASCII in buffer!
P 0016	A 0	E4		31	incw	RR4	!point to next
				32			buffer position!
P 0018	A 6	E6	03	33	сp	R6, #03H Itime f	or second byte?!
P 001B	EB	02		34	jr	ne,samebyte	lno.l
P 001D	80	Εl		35	ld	R0,R1	!2nd byte!
				36 same_by	te:	*	
P 001F	6A	E1		37	djnz	R6,again	
P 0021	ΑF			38	ret		
P 0022				39 END	BINAS	C	
				40 END	ARITH	[

0 ERRORS ASSEMBLY COMPLETE

15 instructions 34 bytes 120.5 μs (average)

BCD Addition. The following module illustrates the use of the add with carry (ADC) and decimal adjust (DA) instructions for the addition of two unsigned BCD strings of equal length. Within a BCD string, each nibble represents a decimal digit (0-9). Two such digits are packed per byte with the

most significant digit in bits 7-4. Bytes within a BDC string are arranged in memory with the most significant digits stored in the lowest memory location. Figure 6 illustrates the representation of 5970 in a 6-digit BCD string, starting in register 33H.



Figure 6. Unsigned BCD Representation

Arithmetic Routine (Continued)

```
MACZ8
            2.0
        OBJ CODE STMT SOURCE STATEMENT
LOC
                         1 ARITH
                                      MODULE
                          CONSTANT
                         2
                         3
                           BCD_SRC := R1
                           BCD_DST := R0
                         5
                           BCD_LEN := R2
                         6 GLOBAL
P 0000
                         7
                          BCDADD PROCEDURE
                         9
                          Purpose =
                                            To add two packed BCD strings of
                        10
                                            equal length.
                        11
                                            dst <-- dst + src
                        12
                        13
                           Input =
                                            R0 = pointer to dst BCD string.
                        14
                                            R1 = pointer to src BCD string.
                        15
                                            R2 = byte count in BCD string
                        16
                                                  (digit count = (R2)*2).
                        17
                        18
                           Output =
                                            BCD string pointed to by R0 is
                        19
                                            the sum.
                        20
                                            Carry FLAG = 1 if overflow.
                        21
22
                                            RO, RI as on entry.
                                            R2 = 0
                        23
                        24 ENTRY
                        25
P 0000
        02
             12
                        26
                                      add
                                            BCD_SRC,BCD_LEN
                                                                    !start at least...!
P 0002
        02
             02
                        27
                                      add
                                            BCD_DST,BCD_LEN
                                                                    !significant digits!
P 0004
        CF
                        28
                                      rcf
                                                                    !carry = 0!
                        29 add_again:
                                                                    !point to next two
P 0005
        00
             Εl
                        30
                                      dec
                                            BCD_SRC
                        31
                                                                    src digits!
P 0007
        00
             EO
                        32
                                      dec
                                            BCD_DST
                                                                    !point to next two
                        33
                                                                    dst digits!
 0009
        E3
             31
                        34
                                            R3,@BCD_SRC
                                                                    laet src diaits!
                                      ld
 000B
        13
             30
                        35
                                      ADC
                                            R3,@BCD_DST
                                                                    !add dst digits!
Р
 000D
        40
            E3
                        36
                                      DA
                                            R3
                                                                    !decimal adjust!
Р
 000F
        F3
             03
                        37
                                      ld
                                            @BCD_DST,R3
                                                                    !move to dst!
 0011
        2A
            F2
                        38
                                      dinz
                                            BCD_LEN.add_again
                                                                    !loop for next
                        39
                                                                    diaits!
P 0013
        AF
                        40
                                                                    !all done!
                                      ret
                        41
P 0014
                        42 END
                                      BCDADD
                        43 END
                                      ARITH
```

0 ERRORS ASSEMBLY COMPLETE

¹¹ instructions

²⁰ bytes

Execution time is a function of the number of bytes (n) in input BCD string:

²⁰ μs + 12.5 (m - 1) μs

Arithmetic Routines (Continued)

Multiply. The following module illustates an efficient algorithm for the multiplication of two unsigned 8-bit values, resulting in a 16-bit product. The algorithm repetitively shifts the multiplicand right (using RRC), with the low-order bit being shifted out (into the carry flag). If a one is shifted out, the multiplier is added to the high-order byte of

the partial product. As the high-order bits of the multiplicand are vacated by the shift, the resulting partial-product bits are rotated in. Thus, the multiplicand and the low byte of the product occupy the same byte, which saves register space, code, and execution time.

```
MAC78 2.99 INTERNAL RELEASE
        OBI CODE STMT SOURCE STATEMENT
LOC
                         1 ARITH
                                     MODULE
                         2 CONSTANT
                         3
                            MULTIPLIER
                                                     R1
                                           : =
                            PRODUCT_LO: =
                                                     R3
                         5
                            PRODUCT_HI:=
                                                     R2
                         6
                                                     RO
                            COUNT
                         7
                           GLOBAL
P 000
                         8 MULT
                                     PROCEDURE
                         9!****
                         10 Purpose =
                                            To perform an 8-bit by 8-bit unsigned
                        11
                                            binay multiplication.
                        12
                        13 Input =
                                            R1 = multiplier
                        14
                                            R3 = multiplicand
                        15
                            Output =
                                            RR2 = product
                         16
                        17
                                            R0 destroyed
                        18
                        19 ENTRY
P 0000
        0C
                                            COUNT, #9
                                                             !8 BITS + 1!
                        20
                                     ld
P 0002
        B0
             E2
                        21
                                      clr
                                            PRODUCT_HI
                                                             !INIT HIGH RESULT BYTE!
P 0004
        CF
                        22
                                      RCF
                                                            !CARRY = 0!
                                            PRODUCT_HI
PRODUCT_LO
P 0005
        C<sub>0</sub>
             E2
                        23 LOOP:
                                      RRC
P 0007
        C<sub>0</sub>
             E3
                        24
                                      RRC
                        25
                                            NC, NEXT
P 0009
        FB
             02
P 000B
        02
             21
                        26
                                      ADD
                                            PRODUCT_HI, MULTIPLIER
P 000D
        0A
             F6
                        27 NEXT:
                                     djnz
                                            COUNT.LOOP
P 000F
                        28
                                     ret
P 0010
                        29 END
                                     MIII.T
                        30 END
                                      ARITH
```

0 ERRORS ASSEMBLY COMPLETE

> 9 instructions 16 bytes 92.5 µs (average)

Divide. The following module illustrates an efficient algorithm for the division of a 16-bit unsigned value by an 8-bit unsigned value, resulting in an 8-bit unsigned quotient. The algorithm repetitively shifts the dividend left (via RLC). If the high-order bit shifted out is a one or if the resulting high-order dividend byte is greater than or equal to the divisor,

the divisor is subtracted from the high byte of the dividend. As the low-order bits of the dividend are vacated by the shift left, the resulting partial-quotient bits are rotated in. Thus, the quotient and the low byte of the dividend occupy the same byte, which saves register space, code, and execution time.

Arithmetic Routine (Continued)

```
MACZ8
            2.0
        OBI CODE STMT SOURCE STATEMENT
LOC
                         1 ARITH
                                     MODULE
                        2 CONSTANT
                        3
                           COUNT
                                             : =
                                                      R0
                           DIVISOR
                        4
                                            :=
                                                      R1
                           DIVIDEND_HI
                        5
                                            : =
                                                      R2
                           DIVIDEND_LO
                                                      R3
                        7 GLOBAL
P 0000
                        8 DIVIDE
                                     PROCEDURE
                       10 Purpose =
                                            To perform an 16-bit by 8-bit unsigned
                       11
                                            binary division.
                        12
                       13
                                            R1 = 8-bit divisor
                           Input =
                       14
                                            RR2 = 16-bit dividend
                       15
                       16
                                            R3 = 8-bit quotient
                           Output =
                       17
                                            R2 = 8-bit remainder
                       18
                                            Carry flag = 1 if overflow
                       19
                                                        = 0 no overflow
                       20
                       21 ENTRY
P 0000
       0C 08
                       22
                                            COUNT. #8 !LOOP COUNTER!
                                     ld
                       23
                       24 !CHECK IF RESULT WILL FIT IN 8 BITS!
P 0002
        A2
            12
                       25
                                            DIVISOR, DIVIDEND_HI
                                     ср
                                            UGT,LOOP
P 0004
        BB
            02
                       26
                                                         !CARRY = 0 (FOR RLC)!
                          !WON'T FIT. OVERFLOW!
                       27
P 0006
        DF
                       28
                                     SCF
                                                         !CARRY = 1!
P 0007
        AF
                       29
                                     ret
                       30
                       31 LOOP:
                                    !RESULT WILL FIT. GO AHEAD WITH DIVISION
P 0008
        10
             E3
                       32
                                     RLC
                                            DIVIDEND LODIVIDEND * 2!
                       33
P 000A
        10
            E2
                                     RLC
                                            DIVIDEND HI
P 000C
        7B
            04
                       34
                                            c,subt
                                     ir
P 000E
        A2
            12
                       35
                                            DIVISOR DIVIDEND_HI
                                     ср
P 0010
        BB
            03
                       36
                                     ir
                                            UGT,next
                                                         !CARRY = 0!
P 0012
        22
            21
                                     SUB
                       37 subt:
                                            DIVIDEND_HI, DIVISOR
P 0014
        DF
                       38
                                     SCF
                                                                    !TO BE SHIFTED INTO BESULT!
P 0015
            Fl
                       39 next:
        0A
                                     djnz
                                            COUNT, LOOP !no flags affected!
                       40
                       41 !ALL
                                     DONE!
                                            DIVIDEND_LO
P 0017
        10
            E3
                       42
                                     RLC
                       43
                                                         !CARRY = 0: no overflow!
P 0019
        AF
                       44
                                     ret
P 001A
                       45 END DIVIDE
                       46 END ARITH
```

0 ERRORS ASSEMBLY COMPLETE

15 instructions 26 bytes 124.5 μs (average)

Conclusion

This Application Note has focused on ways in which the Z8 microcomputer can easily yet effectively solve various application problems. In particular, the many sample routines illustrated in this document should aid the reader in using the Z8 to greater advantage. The major features of the Z8 have been described so that the user can continue to expand and explore the Z8's repertoire of

Copyright 1980, 1981, 1983 by Zilog Inc or transmitted in any form or by any means, sion of Zilog. The information contained he for the use of circuitry embolied in the pr	, electronic, mechanical, erein is published by SG	photocopying, record S and subject to chan	ing or otherwise, witho ge without notice. SG:	out the prior written permis-
ltaly - Brazil - France - Malta - Malaj ©	ysia - Singapore - Swe 1986 SGS, All Rights		d in Italy	U.S.A West Germany
		- Cernusco s./N. - Servoffset - Milano		

SGS OFFICES

INTERNATIONAL HEADQUARTERS

SGS Microelettronica SpA Via C. Olivetti 2, - 20041 Agrate Brianza-Italy Tel.: 039 - 65551

Telex: 330131 - 330141 - SGSAGR

SGS Microelettronica SpA Sales Office:

Bruxelles 1040 Bld. Reyerslaan, 207 209

Tel.: 02 - 7366060 Telex: 24149

SGS Semicondutores LTDA Sales Office:

05413 Sao Paulo

Av. Henrique Schaumann 286 - CJ33 Tel.: 011 - 853-5062 Telex: 37988 UMBR BR

DENMARK

SGS Semiconductor A.B. Sales Office: 2730 Herlev

Herley Tory, 4

Tel.: 02 - 948533 Telex: 35411

Société Générale de Semiconducteurs

92120 Montrouge 21-23 Rue de la Vanne Tel.: 01 - 47460800 Telex: 250938F

HOLLAND

SGS Microelettronica SpA 5612 CM Eindhoven Kruisstraat, 130 Tel.: 040 - 433566 Telex: 51186 SGSEI NL

HONG KONG

SGS Semiconductor Asia Limited Hunghom, Kowloon 9th Floor, Block N.

Kaiser Estate, Phase III, 11 Hok Yuen St., Tel.: 03-644251/6 Telex: 33906 ESGIE HK

SGS Microelettronica SpA Direzione Italia e Sud Europa

20090 Assago (MI)

V. le Milanofiori - Strada 4 - Palazzo A/4/A Tel.: 02 - 8244131 (10 linee) Telex: 330131 - 330141 SGSAGR

Sales Offices:

40033 Casalecchio di Reno (BO)

Via R. Fucini 12 Tel.: 051-591914 Telex: 226363

00161 Roma Via A. Torlonia, 15 Tel.: 06-8444474

KOREA

SGS Semiconductor Asia Ltd. Korea Liason Office Mapo, Seoul 121 Rm 1306 KMIC Blda

168-9 Yumlidong Tel.: 712-7071/2/3 Telex: K 26493

SINGAPORE

SGS Semiconductor (Pte) Ltd.

Singapore 2056

28 Ång Mo Kio Industrial Park 2 Tel.: 482-1411

Telex: RS 55201 ESGIES

SGS Microelettronica SpA 28036 Madrid

Representative Office Calle Agustin De Foxà, 25 Tel.: 01 - 7337043 Telex: 41414

SWEDEN

SGS Semiconductor A.B.

19500 Märsta

Bristagatan, 16 Tel.: 0760 - 40120 Telex: 054 - 10932

SWITZERLAND

Telex: 28895

SGS Semiconductor S.A. Sales Offices: 1218 Grand-Saconnex (Geneve) Chemin François-Lehmann, 18/A Tel.: 022 - 986462/3

TAIWAN-REPUBLIC OF CHINA

SGS Semiconductor Asia Ltd Taipei Sec 4

6th floor, Pacific Commercial Bldg. 285 Chung Hsiao E Road Tel.: 2-7728203 Telex: 10310 ESGIETWN

UNITED KINGDOM

SGS Semiconductor Limited Aylesbury, Bucks Planar House, Walton Street Tel.: 0296 - 5977 Telex: 051 - 83245

WEST GERMANY

SGS Halbleiter Bauelemente GmbH 8018 Grafing bei München

Haidling, 17 Tel.: 08092-690 Telex: 05 27378

Sales Offices: 3012 Langenhagen Hans Boeckler Str., 2 Tel.: 0511 - 789881

Telex: 923195 8500 Nürnberg 40

Allersberger Str., 95 eingang Wilhelminenstr. 1 Tel.: 0911 - 464071 Telex: 626243

8023 Pullach bei München

Seitnerstrasse, 42 Tel.: 089 - 793 0662 Telex: 5215784 7000 Stuttgart 31

Loewenmarkt, 5 Tel.: 0711 - 881101 Telex: 723625

SGS-Semiconductor Corporation Phoenix, AZ 85022

1000 East Bell Road Tel.: (602) 867-6100 Telex: 249976 SGSPH UR

Sales Offices:

Bloomington, MN 55420 One Appletree Square

Suite 201-K Tel.: (612) 854-0525

Ft. Lauderdale FL 33309 1001 NW 62nd Street

Suite 314 Tel.: (305) 4938881 Telex: 291588

Hauppauge, NY 11788 330 Motor Parkway

Suite 100

Tel.: (516) 435-1050 Telex: 221275 SGSHA UR

Indianapolis, IN 46268 8777 Purdue Road

Suite 113 Tel.: (317) 872-4404

Telex: 209144 SGSIN UR Irvine, CA 92714 18271 W. McDurmott Drive

Suite I. Tel. (714) 863-1222

Telex: 277793 SGSOR UR Plano, TX 75074 850 East Central Parkway

Suite 180 Tel.: (214) 881-0848

Telex: 203997 SGSDA UR Poughkeepsie, NY 12601

201 South Avenue Suite 206 Tel.: (914) 473-2255

Santa Clara, CA 95051 2700 Augustine Drive

Suite 209 Tel.: (408) 727-3404

Telex: 278833 SGSSA UR Schaumburg, IL 60196 600 North Meacham Road

Tel.: (312) 490-1890 Telex: 210159 SGSCH UR

Southfield, MI 48076 21411 Civic Center Dr. 309

Mark Plaza Bldg.

Tel.: (313) 358-4250 Telex: 810-224-4684 "MGA DET SOFD" Waltham, MA 02154

240 Bear Hill Road Tel.: (617) 890-6688 Telex: 200297 SGSWH UR

